Difference between revisions of "DL10 PDP-11 Data Link"

From Computer History Wiki
Jump to: navigation, search
(Start adding data formats, with new template)
(Indirect mode: Describe A and P)
Line 18: Line 18:
 
| A || colspan=2 | P || colspan=3 | 1 || colspan=8 | Unused || colspan=22 | Address
 
| A || colspan=2 | P || colspan=3 | 1 || colspan=8 | Unused || colspan=22 | Address
 
{{36bit-bitout}}
 
{{36bit-bitout}}
 +
 +
{| class="wikitable"
 +
! A
 +
! Access
 +
|-
 +
| 0
 +
| Read or write
 +
|-
 +
| 1
 +
| Read only
 +
|}
 +
 +
{| class="wikitable"
 +
! P
 +
! 16-bit word position withing 36-bit word
 +
|-
 +
| 0
 +
| Bits 0-15
 +
|-
 +
| 1
 +
| Bits 16-31
 +
|-
 +
| 2
 +
| Bits 20-35
 +
|-
 +
| 3
 +
| Bits 2-17
 +
|}
  
 
{{stub}}
 
{{stub}}

Revision as of 12:52, 17 January 2018

The DL10 PDP-10/PDP-11 Interface Channel connects PDP-10 mainframes to PDP-11s used as communication front ends; up to 4 PDP-11's per DL10. It allows the PDP-10 to 'see' into the PDP-11's main memory, and vice versa (although the ability of the PDP-11 to do so is limited by the DL10's settings).

On the PDP-10 side, it connected to the PDP-10 memory bus, and also to two I/O busses (allowing it to be controlled by both processors in a multi-CPU system. So, it could be connected to KA10s and KI10s, but only to KL10s with the optional old-style busses.

On the PDP-11 side, PDP-11's connected to the DL10 have a special console which has a cable which goes to the DL10, which allows the PDP-10 to start and stop the PDP-11; the PDP-11's UNIBUS runs into the DL10 and is plugged into the DL10's backplane.

Data formats

Immediate mode

Unused 0 or 7 Unused Data
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

Indirect mode

A P 1 Unused Address
00 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
A Access
0 Read or write
1 Read only
P 16-bit word position withing 36-bit word
0 Bits 0-15
1 Bits 16-31
2 Bits 20-35
3 Bits 2-17