Difference between revisions of "KD11-A CPU"
(add implem details) |
(→Implementation: Add image of uword card) |
||
| Line 8: | Line 8: | ||
==Implementation== | ==Implementation== | ||
| + | |||
| + | [[Image:KD11A-M7232.jpg|thumb|right|200px|M7232 card from KD11-A]]] | ||
The basic KD11-A was contained on four [[DEC card form factor|hex]] cards: | The basic KD11-A was contained on four [[DEC card form factor|hex]] cards: | ||
| Line 20: | Line 22: | ||
* M7232 - μword | * M7232 - μword | ||
| − | + | The [[Berg connector]]s on the M7232 carry the microcode bus to the KE11-E EIS card; note also the metal handle on this card, even though it is only a quad card; the only non-[[QBUS]] quad card with such a handle. | |
| − | The KE11-E Extended Instruction Set, KE11-F Floating Instruction Set, and KT11-D Memory Management option cards all plugged into pre-wired slots in this backplane, as did the KJ11-A Stack Limit Register and the KW11-L Line Time Clock. | + | All of them plugged into a [[wire-wrap]]ped custom [[backplane]] dual [[system unit]]. The KE11-E Extended Instruction Set, KE11-F Floating Instruction Set, and KT11-D Memory Management option cards all plugged into pre-wired slots in this backplane, as did the KJ11-A Stack Limit Register and the KW11-L Line Time Clock. |
[[Category:PDP-11 Processors]] | [[Category:PDP-11 Processors]] | ||
[[Category:UNIBUS Processors]] | [[Category:UNIBUS Processors]] | ||
Revision as of 05:39, 23 January 2019
The KD11-A PDP-11 CPU for the PDP-11/35 and PDP-11/40 was a multi-board micro-programmed processor.
Support for the EIS was optional, with the KE11-E Extended Instruction Set, a hex card. There was also optional floating point hardware, the KE11-F Floating Instruction Set, a quad card; it was not the full FP11 Floating Point, but the minimal FIS floating point.
Memory management support was also optional, with the KT11-D Memory Management, another hex card; it too was not the full PDP-11 Memory Management, but the simplified subset.
Other CPU options included the KJ11-A Stack Limit Register, and the KW11-L Line Time Clock (the latter being a standard option across a number of PDP-11 CPUs).
Implementation
]
The basic KD11-A was contained on four hex cards:
- M7231 - Data Paths
- M7233 - IR Decode
- M7234 - Timing
- M7235 - Status
and one quad card:
- M7232 - μword
The Berg connectors on the M7232 carry the microcode bus to the KE11-E EIS card; note also the metal handle on this card, even though it is only a quad card; the only non-QBUS quad card with such a handle.
All of them plugged into a wire-wrapped custom backplane dual system unit. The KE11-E Extended Instruction Set, KE11-F Floating Instruction Set, and KT11-D Memory Management option cards all plugged into pre-wired slots in this backplane, as did the KJ11-A Stack Limit Register and the KW11-L Line Time Clock.
