Difference between revisions of "Synchronous"
From Computer History Wiki
(A start...) |
(Improve the description a bit; still non-optimal, though) |
||
| (4 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
| − | '''Synchronous''' is a term which means that some event, or device, operates on a clock, or with fixed timing. | + | '''Synchronous''' is a term which means that some event, or device, operates on a [[clock]], or with fixed timing. |
| + | |||
| + | Thus, elements in a synchronous [[logic]] system respond to an external control which imposes synchronizing timing; an external signal is used to control when everything changes. A clock signal is used to control when [[flip-flop]]s store their inputs, for example. | ||
A [[synchronous serial line]] uses a fixed clock (which is usually provided by one end, or by the transmission channel itself) which is carried on a separate signal line. | A [[synchronous serial line]] uses a fixed clock (which is usually provided by one end, or by the transmission channel itself) which is carried on a separate signal line. | ||
| − | Contemporary logic design is usually synchronous; a clock | + | Contemporary logic design is usually synchronous; but older logic systems were often asynchronous, without use of a clock. |
==See also== | ==See also== | ||
| Line 9: | Line 11: | ||
* [[Asynchronous]] | * [[Asynchronous]] | ||
| − | {{stub}} | + | {{semi-stub}} |
| + | |||
| + | [[Category: Theory]] | ||
Latest revision as of 19:49, 29 March 2024
Synchronous is a term which means that some event, or device, operates on a clock, or with fixed timing.
Thus, elements in a synchronous logic system respond to an external control which imposes synchronizing timing; an external signal is used to control when everything changes. A clock signal is used to control when flip-flops store their inputs, for example.
A synchronous serial line uses a fixed clock (which is usually provided by one end, or by the transmission channel itself) which is carried on a separate signal line.
Contemporary logic design is usually synchronous; but older logic systems were often asynchronous, without use of a clock.
