Ampex ARM10 - Revision history

Jnc: Add ARM-10LS

2023-11-11T02:56:05Z

Add ARM-10LS

← Older revision		Revision as of 02:56, 11 November 2023
Line 1:		Line 1:
	The '''Ampex ARM10''' was [[main memory]] for the [[PDP-10]], which connected to the [[PDP-10 Memory Bus\|external memory bus]]. There were ~~almost~~ certainly at least ~~two different forms~~, sharing only the name: ~~a 256K [[word]] [[core memory]] unit (reported on the [[KA10]] MIT-AI [[Incompatible Timesharing System\|ITS]] machine); the large '''ARM-10L''' was also a core system.~~		The '''Ampex ARM10''' was [[main memory]] for the [[PDP-10]], which connected to the [[PDP-10 Memory Bus\|external memory bus]]. There were several different forms (certainly at least three), sharing only the name:

	Finally, there are [http://www.brouhaha.com/~eric/retrocomputing/pdp-10/ reports] of one which provided "four mega-words of [[error-correcting code\|ECC]]-protected [[semiconductor]] memory (using 64K ~~[[Dynamic RAM\|DRAM]]s~~)"; that was likely the [[Ampex ARM20]].		* the '''ARM10''', a 256K [[word]] [[core memory]] unit (reported on the [[KA10]] MIT-AI [[Incompatible Timesharing System\|ITS]] machine);
			* the large '''ARM-10L''' was also a core system (one was attached to the [[KL10]] MIT-MC ITS machine)
			* the '''ARM-10LS''', known from [[Digital Equipment Corporation\|DEC]] documentation, which seems to have been, effectively, an ARM-10L which used [[Dynamic RAM\|DRAM]]s instead of core

			Finally, there are [http://www.brouhaha.com/~eric/retrocomputing/pdp-10/ reports] of one which provided "four mega-words of [[error-correcting code\|ECC]]-protected [[semiconductor]] memory (using 64K DRAMs)"; that was likely the [[Ampex ARM20]].

	{{semi-stub}}		{{semi-stub}}
Line 10:		Line 14:
	** [https://www.computerhistory.org/collections/catalog/102618528 Magnetic core memory] - core module		** [https://www.computerhistory.org/collections/catalog/102618528 Magnetic core memory] - core module
	** [https://www.computerhistory.org/collections/catalog/102618529 Magnetic core memory] - core module		** [https://www.computerhistory.org/collections/catalog/102618529 Magnetic core memory] - core module
			* [https://www.computerhistory.org/collections/catalog/102691333 ARM 10LS memory] - ARM-10LS unit at the CHM
			* [http://www.bitsavers.org/pdf/dec/pdp10/KL10/EK-OKL10-MG-004_KL10_Maintenance_Guide_Update_Jun86.pdf KL10 Maintenance Guide Update] (EK-OKL10-MG-004) - the ARM-10LS is covered on pp. 163-196 of the PDF

	[[Category: PDP-10 Memories]]		[[Category: PDP-10 Memories]]

Larsbrinkhoff: Unredirect ITS.

2023-09-06T05:32:59Z

Unredirect ITS.

← Older revision		Revision as of 05:32, 6 September 2023
Line 1:		Line 1:
	The '''Ampex ARM10''' was [[main memory]] for the [[PDP-10]], which connected to the [[PDP-10 Memory Bus\|external memory bus]]. There were almost certainly at least two different forms, sharing only the name: a 256K [[word]] [[core memory]] unit (reported on the [[KA10]] MIT-AI [[ITS]] machine); the large '''ARM-10L''' was also a core system.		The '''Ampex ARM10''' was [[main memory]] for the [[PDP-10]], which connected to the [[PDP-10 Memory Bus\|external memory bus]]. There were almost certainly at least two different forms, sharing only the name: a 256K [[word]] [[core memory]] unit (reported on the [[KA10]] MIT-AI [[Incompatible Timesharing System\|ITS]] machine); the large '''ARM-10L''' was also a core system.

	Finally, there are [http://www.brouhaha.com/~eric/retrocomputing/pdp-10/ reports] of one which provided "four mega-words of [[error-correcting code\|ECC]]-protected [[semiconductor]] memory (using 64K [[Dynamic RAM\|DRAM]]s)"; that was likely the [[Ampex ARM20]].		Finally, there are [http://www.brouhaha.com/~eric/retrocomputing/pdp-10/ reports] of one which provided "four mega-words of [[error-correcting code\|ECC]]-protected [[semiconductor]] memory (using 64K [[Dynamic RAM\|DRAM]]s)"; that was likely the [[Ampex ARM20]].

Jnc: better link

2022-10-23T13:23:25Z

better link

← Older revision		Revision as of 13:23, 23 October 2022
Line 1:		Line 1:
	The '''Ampex ARM10''' was [[main memory]] for the [[PDP-10]], which connected to the [[PDP-10 ~~memories~~\|external memory bus]]. There were almost certainly at least two different forms, sharing only the name: a 256K [[word]] [[core memory]] unit (reported on the [[KA10]] MIT-AI [[ITS]] machine); the large '''ARM-10L''' was also a core system.		The '''Ampex ARM10''' was [[main memory]] for the [[PDP-10]], which connected to the [[PDP-10 Memory Bus\|external memory bus]]. There were almost certainly at least two different forms, sharing only the name: a 256K [[word]] [[core memory]] unit (reported on the [[KA10]] MIT-AI [[ITS]] machine); the large '''ARM-10L''' was also a core system.

	Finally, there are [http://www.brouhaha.com/~eric/retrocomputing/pdp-10/ reports] of one which provided "four mega-words of [[error-correcting code\|ECC]]-protected [[semiconductor]] memory (using 64K [[Dynamic RAM\|DRAM]]s)"; that it likely the [[Ampex ARM20]].		Finally, there are [http://www.brouhaha.com/~eric/retrocomputing/pdp-10/ reports] of one which provided "four mega-words of [[error-correcting code\|ECC]]-protected [[semiconductor]] memory (using 64K [[Dynamic RAM\|DRAM]]s)"; that was likely the [[Ampex ARM20]].

	{{semi-stub}}		{{semi-stub}}

Jnc: third is probably an ARM20

2022-06-06T16:31:59Z

third is probably an ARM20

← Older revision		Revision as of 16:31, 6 June 2022
Line 1:		Line 1:
	The '''Ampex ARM10''' was [[main memory]] for the [[PDP-10]], which connected to the [[PDP-10 memories\|external memory bus]]. There were almost certainly ~~three~~ different forms, sharing only the name: a 256K [[core memory]] unit (reported on the [[KA10]] MIT-AI [[ITS]] machine); the large '''ARM-10L''' was also a core system~~; finally~~, there are [http://www.brouhaha.com/~eric/retrocomputing/pdp-10/ reports] of one which provided "four mega-words of [[error-correcting code\|ECC]]-protected [[semiconductor]] memory (using 64K [[Dynamic RAM\|DRAM]]s)".		The '''Ampex ARM10''' was [[main memory]] for the [[PDP-10]], which connected to the [[PDP-10 memories\|external memory bus]]. There were almost certainly at least two different forms, sharing only the name: a 256K [[word]] [[core memory]] unit (reported on the [[KA10]] MIT-AI [[ITS]] machine); the large '''ARM-10L''' was also a core system.

			Finally, there are [http://www.brouhaha.com/~eric/retrocomputing/pdp-10/ reports] of one which provided "four mega-words of [[error-correcting code\|ECC]]-protected [[semiconductor]] memory (using 64K [[Dynamic RAM\|DRAM]]s)"; that it likely the [[Ampex ARM20]].

			{{semi-stub}}

	==External links==		==External links==
Line 6:		Line 10:
	** [https://www.computerhistory.org/collections/catalog/102618528 Magnetic core memory] - core module		** [https://www.computerhistory.org/collections/catalog/102618528 Magnetic core memory] - core module
	** [https://www.computerhistory.org/collections/catalog/102618529 Magnetic core memory] - core module		** [https://www.computerhistory.org/collections/catalog/102618529 Magnetic core memory] - core module

	~~{{semi-stub}}~~

	[[Category: PDP-10 Memories]]		[[Category: PDP-10 Memories]]

Jnc: cat caps

2022-04-22T02:43:30Z

cat caps

← Older revision		Revision as of 02:43, 22 April 2022
Line 9:		Line 9:
	{{semi-stub}}		{{semi-stub}}

	[[Category:PDP-10 ~~memories~~]]		[[Category: PDP-10 Memories]]

Jnc: better desc

2021-04-20T21:53:00Z

better desc

← Older revision		Revision as of 21:53, 20 April 2021
Line 1:		Line 1:
	The '''Ampex ARM10''' was [[main memory]] for the [[PDP-10]], which connected to the [[PDP-10 memories\|external memory bus]]. There were almost certainly three different forms, sharing only the name: a 256K [[core memory]] unit (reported on the [[KA10]] MIT-AI [[ITS]] machine); the '''ARM-10L''' was also a core system; finally, there are [http://www.brouhaha.com/~eric/retrocomputing/pdp-10/ reports] of one which provided "four mega-words of [[error-correcting code\|ECC]]-protected [[semiconductor]] memory (using 64K [[Dynamic RAM\|DRAM]]s)".		The '''Ampex ARM10''' was [[main memory]] for the [[PDP-10]], which connected to the [[PDP-10 memories\|external memory bus]]. There were almost certainly three different forms, sharing only the name: a 256K [[core memory]] unit (reported on the [[KA10]] MIT-AI [[ITS]] machine); the large '''ARM-10L''' was also a core system; finally, there are [http://www.brouhaha.com/~eric/retrocomputing/pdp-10/ reports] of one which provided "four mega-words of [[error-correcting code\|ECC]]-protected [[semiconductor]] memory (using 64K [[Dynamic RAM\|DRAM]]s)".

	==External links==		==External links==

Jnc: 3 kinds

2021-04-20T18:52:47Z

3 kinds

← Older revision		Revision as of 18:52, 20 April 2021
Line 1:		Line 1:
	The '''Ampex ARM10''' was [[main memory]] for the [[PDP-10]], which connected to the [[PDP-10 memories\|external memory bus]]. There ~~may have been two variants~~: the '''ARM-10L''' was a [[core ~~memory]]~~ system; there are ~~also~~ [http://www.brouhaha.com/~eric/retrocomputing/pdp-10/ reports] of one which provided "four mega-words of [[error-correcting code\|ECC]]-protected [[semiconductor]] memory (using 64K [[Dynamic RAM\|DRAM]]s)".		The '''Ampex ARM10''' was [[main memory]] for the [[PDP-10]], which connected to the [[PDP-10 memories\|external memory bus]]. There were almost certainly three different forms, sharing only the name: a 256K [[core memory]] unit (reported on the [[KA10]] MIT-AI [[ITS]] machine); the '''ARM-10L''' was also a core system; finally, there are [http://www.brouhaha.com/~eric/retrocomputing/pdp-10/ reports] of one which provided "four mega-words of [[error-correcting code\|ECC]]-protected [[semiconductor]] memory (using 64K [[Dynamic RAM\|DRAM]]s)".

	==External links==		==External links==

Jnc: Bit more info; links to one at the CHM

2021-04-13T13:21:18Z

Bit more info; links to one at the CHM

← Older revision		Revision as of 13:21, 13 April 2021
Line 1:		Line 1:
	~~Came in different sizes?~~		The '''Ampex ARM10''' was [[main memory]] for the [[PDP-10]], which connected to the [[PDP-10 memories\|external memory bus]]. There may have been two variants: the '''ARM-10L''' was a [[core memory]] system; there are also [http://www.brouhaha.com/~eric/retrocomputing/pdp-10/ reports] of one which provided "four mega-words of [[error-correcting code\|ECC]]-protected [[semiconductor]] memory (using 64K [[Dynamic RAM\|DRAM]]s)".

	{{stub}}		==External links==

			* [https://www.computerhistory.org/collections/catalog/102691296 ARM 10L memory] - ARM-10L unit at the [[Computer History Museum]]
			** [https://www.computerhistory.org/collections/catalog/102618528 Magnetic core memory] - core module
			** [https://www.computerhistory.org/collections/catalog/102618529 Magnetic core memory] - core module

			{{semi-stub}}

	[[Category:PDP-10 memories]]		[[Category:PDP-10 memories]]

Larsbrinkhoff: Stub.

2019-07-05T04:33:41Z

Stub.

New page

Came in different sizes?

{{stub}}

[[Category:PDP-10 memories]]