Cycle time - Revision history

Jnc: prepare for move

2022-09-20T00:11:55Z

prepare for move

Jnc: +cat

2018-12-15T14:34:27Z

+cat

Jnc: Proper cat

2018-10-18T14:43:36Z

Proper cat

Jnc: +See also

2018-07-06T11:29:45Z

+See also

Jnc: A pretty fair start

2018-06-14T19:30:59Z

A pretty fair start

New page

In [[main memory]], the '''cycle time''' of the memory is the time period between the start of one access cycle, and the point in time when the memory is ready to accept another one. Depending on the technology used for the memory, it may or may not be the same for read and write cycles.

In [[core memory]], since reading is inherently a destructive process (so that before a memory bank is ready to move on to the next cycle, it must first re-write the data back into the location which was read out), the two may be different. An ordinary write cycle actually usually takes the same amount of time as a read cycle, since the memory has to be cleared (i.e. read) before it can be written to. However, if a write cycle is directed to a location which was just read, it may be possible to skip both the write-back of the read, and the clear of the write, thereby reducing the time for both.

The DATIP [[bus]] cycles of the [[UNIBUS]] and [[QBUS]] were designed to exploit this timing gain.

In [[Dynamic RAM|DRAM]] memories, if the memory is in the middle of a [[refresh]] cycle when the request arrives, that can delay the memory's response - and thus the cycle time for that particular cycle.

{{stub}}

@@ Line 5: / Line 5: @@
 The DATIP [[bus]] cycles of the [[UNIBUS]] and [[QBUS]] were designed to exploit this timing gain.
-In [[Dynamic RAM|DRAM]] memories, if the memory is in the middle of a [[refresh]] cycle when the request arrives, that can delay the memory's response - and thus the cycle time for that particular cycle.
+In [[Dynamic RAM|DRAM]] memories, if the memory is in the middle of a [[memory refresh]] cycle when the request arrives, that can delay the memory's response - and thus the cycle time for that particular cycle.
 ==See also==

← Older revision		Revision as of 14:34, 15 December 2018
Line 12:		Line 12:

	{{semi-stub}}		{{semi-stub}}
		+
		+	[[Category: Memory Basics]]

← Older revision		Revision as of 14:43, 18 October 2018
Line 11:		Line 11:
	* [[Access time]]		* [[Access time]]

−	{{stub}}	+	{{semi-stub}}

← Older revision		Revision as of 11:29, 6 July 2018
Line 6:		Line 6:

	In [[Dynamic RAM\|DRAM]] memories, if the memory is in the middle of a [[refresh]] cycle when the request arrives, that can delay the memory's response - and thus the cycle time for that particular cycle.		In [[Dynamic RAM\|DRAM]] memories, if the memory is in the middle of a [[refresh]] cycle when the request arrives, that can delay the memory's response - and thus the cycle time for that particular cycle.
		+
		+	==See also==
		+
		+	* [[Access time]]

	{{stub}}		{{stub}}