DPV11 synchronous serial line interface - Revision history

Jnc: /* External links */ +UG, TM

2023-02-17T12:28:16Z

External links: +UG, TM

← Older revision		Revision as of 12:28, 17 February 2023
Line 116:		Line 116:
	* [[DUV11 Line Interface]]		* [[DUV11 Line Interface]]
	* [[DUP11 synchronous serial line interface]]		* [[DUP11 synchronous serial line interface]]

			==External links==

			* [http://bitsavers.org/pdf/dec/qbus/EK-DPV11-UM-001_Aug80.pdf DPV11 serial synchronous interface user guide] (EK-DPV11-UG-001)
			* [http://bitsavers.org/pdf/dec/qbus/EK-DPV11-TM-002_Nov80.pdf DPV11 serial synchronous interface technical manual] (EK-DPV11-TM-002)

	[[Category: QBUS Synchronous Serial Interfaces]]		[[Category: QBUS Synchronous Serial Interfaces]]

Jnc: New cat scheme

2023-02-16T01:40:38Z

New cat scheme

← Older revision		Revision as of 01:40, 16 February 2023
Line 117:		Line 117:
	* [[DUP11 synchronous serial line interface]]		* [[DUP11 synchronous serial line interface]]

	[[Category: QBUS ~~Serial Interfaces]]~~		[[Category: QBUS Synchronous Serial Interfaces]]
	~~[[Category: DEC~~ Synchronous Serial Interfaces]]

Jnc: New cat

2022-08-15T19:21:32Z

New cat

← Older revision		Revision as of 19:21, 15 August 2022
Line 118:		Line 118:

	[[Category: QBUS Serial Interfaces]]		[[Category: QBUS Serial Interfaces]]
			[[Category: DEC Synchronous Serial Interfaces]]

Jnc: /* See also */ +DUV11

2021-08-13T19:41:56Z

Jnc: +Img

2020-10-20T14:18:46Z

+Img

← Older revision		Revision as of 14:18, 20 October 2020
Line 1:		Line 1:
			[[Image:DPV11_M8020.jpg\|250px\|thumb\|right\|DPV11 M8020 board]]

	The '''DPV11''' is an early [[synchronous serial line]] [[peripheral\|interface]] for the [[QBUS]] for a single line. Like the earlier [[UNIBUS]] synchronous serial line interfaces, it used [[programmed I/O]] (with separate receive and transmit [[interrupt]]s) to transfer data, and it was double-[[buffer]]ed for both input and output. It could operate in either [[half-duplex]] or [[full-duplex]], at [[baud rate]]s up to 56K bits/second (depending on [[software]] and system configuration).		The '''DPV11''' is an early [[synchronous serial line]] [[peripheral\|interface]] for the [[QBUS]] for a single line. Like the earlier [[UNIBUS]] synchronous serial line interfaces, it used [[programmed I/O]] (with separate receive and transmit [[interrupt]]s) to transfer data, and it was double-[[buffer]]ed for both input and output. It could operate in either [[half-duplex]] or [[full-duplex]], at [[baud rate]]s up to 56K bits/second (depending on [[software]] and system configuration).

Jnc: More details

2020-10-19T13:18:59Z

More details

← Older revision		Revision as of 13:18, 19 October 2020
Line 1:		Line 1:
	The '''DPV11''' is an early [[synchronous serial line]] [[peripheral\|interface]] for the [[QBUS]] for a single line. Like the earlier [[UNIBUS]] synchronous serial line interfaces, it used [[programmed I/O]] (with separate receive and transmit [[interrupt]]s) to transfer data, and it was double-[[buffer]]ed for both input and output. It could operate in either [[half-duplex]] or [[full-duplex]], at [[baud rate]]s up to 56K bits/second (depending on [[software]] and system configuration).		The '''DPV11''' is an early [[synchronous serial line]] [[peripheral\|interface]] for the [[QBUS]] for a single line. Like the earlier [[UNIBUS]] synchronous serial line interfaces, it used [[programmed I/O]] (with separate receive and transmit [[interrupt]]s) to transfer data, and it was double-[[buffer]]ed for both input and output. It could operate in either [[half-duplex]] or [[full-duplex]], at [[baud rate]]s up to 56K bits/second (depending on [[software]] and system configuration).

	It used a [[Universal Synchronous Receiver/Transmitter]] (USRT) [[integrated circuit\|chip]] to implement the line [[protocol]]. Both [[byte]]-oriented (e.g. [[DDCMP]], [[BISYNC]]) and [[bit]]-oriented (e.g. [[SDLC]], [[HDLC]]) protocols were supported. The [[character]] length was [[program]]-selectable to 5-8 [[bit]]s (byte-oriented protocols) or ~~108~~ bits (bit-oriented)~~; the [[sync character]] was selectable under [[program control]]~~. ~~<!-- as well as a~~ variety of ~~[[cyclic redundancy check\|~~CRC]] algorithms, depending on the protocol in use on the line ~~for error detection~~. ~~-->~~		The DVP11 used a [[Universal Synchronous Receiver/Transmitter]] (USRT) [[integrated circuit\|chip]] to implement the line [[protocol]]. Both [[byte]]-oriented (e.g. [[DDCMP]], [[BISYNC]]) and [[bit]]-oriented (e.g. [[SDLC]], [[HDLC]]) protocols were supported. (BISYNC support does not include some aspects, such as [[cyclic redundancy check\|CRC]] generation and checking.) The [[character]] length was [[program]]-selectable to 5-8 [[bit]]s (byte-oriented protocols) or 1-8 bits (bit-oriented). A variety of CRC algorithms were supported for error detection; the appropriate one could be selected depending on the protocol in use on the line.

	<!-- ~~It apparently~~ supported idling (sending the sync character); the line could also be set to a [[serial line\|mark]] condition when not transmitting characters. ~~The DVP11 could also be set to discard additional incoming sync characters. -~~->		The [[sync character]] was selectable under [[program control]]; the DPV11 could also be set to discard additional incoming sync characters in byte-oriented protocols. In character-oriented mode, it supported idling by sending the sync character; the line could also be set to a [[serial line\|mark]] condition when not transmitting characters. In bit-oriented mode, either abort or flag characters
	~~It was intended to interface to Bell 200 series [[modem]]s (models 201~~, ~~208 and 209) and equivalents.~~

	It was a [[DEC card form factor\|dual]] card, the '''M8020'''; a [[Berg connector\|Berg header]] on the card connected to a BC26L cable which led off to a connector~~. It had a complete set of modem control leads, and full modem control under program control~~.		It was intended to interface to Bell 200 series [[modem]]s (models 201, 208 and 209) and equivalents. It supported both [[EIA RS-232 serial line interface‎\|RS-232]] and [[EIA RS-422 serial line interface‎\|RS-422]] interface specifications; it had a complete set of modem control leads, and full modem control under program control. Local loopback for [[diagnostic]]] purposes could be set under program control; remote loopback as well, when a configuration [[jumper]] enabled setting it.

			It was a [[DEC card form factor\|dual]] card, the '''M8020'''; a [[Berg connector\|Berg header]] on the card connected to a BC26L cable which led off to an EIA connector.

	==Registers==		==Registers==

Jnc: Mostly complete

2020-10-18T16:26:56Z

Mostly complete

New page

The '''DPV11''' is an early [[synchronous serial line]] [[peripheral|interface]] for the [[QBUS]] for a single line. Like the earlier [[UNIBUS]] synchronous serial line interfaces, it used [[programmed I/O]] (with separate receive and transmit [[interrupt]]s) to transfer data, and it was double-[[buffer]]ed for both input and output. It could operate in either [[half-duplex]] or [[full-duplex]], at [[baud rate]]s up to 56K bits/second (depending on [[software]] and system configuration).

It used a [[Universal Synchronous Receiver/Transmitter]] (USRT) [[integrated circuit|chip]] to implement the line [[protocol]]. Both [[byte]]-oriented (e.g. [[DDCMP]], [[BISYNC]]) and [[bit]]-oriented (e.g. [[SDLC]], [[HDLC]]) protocols were supported. The [[character]] length was [[program]]-selectable to 5-8 [[bit]]s (byte-oriented protocols) or 108 bits (bit-oriented); the [[sync character]] was selectable under [[program control]]. 


It was intended to interface to Bell 200 series [[modem]]s (models 201, 208 and 209) and equivalents.

It was a [[DEC card form factor|dual]] card, the '''M8020'''; a [[Berg connector|Berg header]] on the card connected to a BC26L cable which led off to a connector. It had a complete set of modem control leads, and full modem control under program control.

==Registers==

{| border=1
! Register !! Abbreviation !! Address
|-
|Receive Control and Status Register || RCSR || 16xxx0
|-
|Receive Data and Status Register (read only) || RDSR || 16xxx2
|-
|Parameter Control Sync/Address Register (write only) || PCSAR || 16xxx2
|-
|Parameter Control and Character Length Register || PCSCR || 16xxx4
|-
|Transmit Data and Status Register || TDSR || 16xxx6
|}

Read-only bits are shown in ''ITALICS''; write-only bits are shown in '''BOLD'''; read/write bits are in normal font.

===16xxx0: Receive Control and Status Register (RCSR)===

{{16bit-header}}F
| ''DSC'' || ''IC'' || ''CTS'' || ''RR'' || ''RACT'' || ''RCVST'' || ''DMV'' || ''SYNFLG'' || ''RDRDY'' || RIE || DSIE || REN || LL || RTS || DTR || SF/RL
{{16bitoctal-bitout}}

* DSC - Data Set Change
* IC - Incoming Call
* CTS - Clear to Send
* RR - Receiver Ready; indicates the modem sees a carrier
* RACT - Receive Active; set after the first character has been assembled
* RCVST - Receiver Status Ready
* DMV - Data Move
* SYNFLG - Sync or Flag Detect
* RDRDY - Receive Data Ready
* RIE - Receive Interrupt Enable; allows an input interrupt when Receive Data Ready is set
* DSIE - Data Set Interrupt Enable; allows an input interrupt when Data Set Change is set
* REN - Receiver Enable
* LL - Local Loopback
* RTS - Ready to Send
* DTR - Data Terminal Ready
* SFRL - Select Frequency/Remote Loopback

===16xxx2: Receive Data and Status Register (RDSR)===

{{16bit-header}}
| ''ERR'' || colspan=3 | ''ABC'' || ''ROR'' || ''RA'' || ''EOM'' || ''SOM'' || colspan=8 | ''RDAT''
{{16bitoctal-bitout}}

* EC - Error Check
* ABC - Assembled Bit Count
* ROR - Receiver Overrun
* RA - Received Abort
* REOM - End of Message
* RSOM - Start of Message
* RDAT - Receive Data Buffer

===16xxx2: Parameter Control Sync/Address Register (PCSAR)===

{{16bit-header}}
| '''APA''' || '''PS''' || '''SSLM''' || '''SAMS''' || '''IMS''' || colspan=3 | '''EDS''' || colspan=8 | '''SEC STA/RSYNC'''
{{16bitoctal-bitout}}

* APA - All Parties Addressed
* PS - Protocol Select
* SSLM - Strip Sync or Loop Mode
* SAMS - Secondary Address Mode Select
* IMS - Idle Mode Select
* EDS - Error Detection Selection
* SEC STA/RSYNC - Secondary Station Address / Sync Character

===16xxx4: Parameter Control and Character Length Register (PCSCR)===

{{16bit-header}}
| colspan=3 | TCL || EAF || ECF || colspan=3 | RCL || Rsvd || XIE || SQ/TM || XE || MMS || ''XBE'' || ''XA'' || '''DR'''
{{16bitoctal-bitout}}

* TCL - Transmitter Character Length
* EAF - Extended Address Field
* ECF - Extended Control Field
* RCL - Receiver Character Length
* XIE - Transmit Interrupt Enable
* SQ/TM - Signal Quality / Test Mode
* XE - Transmitter Enabled
* MMS - Maintenance Mode Select
* XBE - Transmitter Buffer Empty
* XA - Transmitter Active
* DR - Device Reset

===16xxx6: Transmit Data and Status Register (TDSR)===

{{16bit-header}}
| ''XDL'' || colspan=3 | Reserved || XGA || ABORT || EOF || SOM || colspan=8 | TDBUF
{{16bitoctal-bitout}}

* XDL - Transmit Data Late
* XGA - Transmit Go Ahead
* ABORT - Transmit Abort
* EOM - End of Message
* SOM - Start of Message
* TDBUF - Transmitter Data Buffer

==See also==

* [[DP11-A synchronous serial line interface]]
* [[DUP11 synchronous serial line interface]]

[[Category: QBUS Serial Interfaces]]

← Older revision		Revision as of 19:41, 13 August 2021
Line 114:		Line 114:
	==See also==		==See also==

	* [[~~DP11-A synchronous serial line interface~~]]		* [[DUV11 Line Interface]]
	* [[DUP11 synchronous serial line interface]]		* [[DUP11 synchronous serial line interface]]

	[[Category: QBUS Serial Interfaces]]		[[Category: QBUS Serial Interfaces]]