DR11-A General Device Interface - Revision history

Jnc: /* External links */ +descriptive booklet

2022-11-25T01:22:35Z

External links: +descriptive booklet

← Older revision		Revision as of 01:22, 25 November 2022
Line 1:		Line 1:
	The '''DR11-A General Device Interface''' was a [[UNIBUS]] [[device controller]] which provided a pair of 16-[[bit]] parallel ports, one input, and one output.		The '''DR11-A General Device Interface''' was a [[UNIBUS]] [[device controller]] which provided a pair of 16-[[bit]] [[parallel interface\|parallel ports]], one input, and one output.

	It was a [[DEC card form factor\|dual]] format card (M786), along with two standard single-width card [[FLIP CHIP]]s, the [[M105 Address Selector]] and the [[M782 Interrupt Control]]; they used an [[Small Peripheral Controller\|SPC]] slot.		It was a [[DEC card form factor\|dual]] format card (M786), along with two standard single-width card [[FLIP CHIP]]s, the [[M105 Address Selector]] and the [[M782 Interrupt Control]]; they used an [[Small Peripheral Controller\|SPC]] slot.
Line 39:		Line 39:

	{{semi-stub}}		{{semi-stub}}

			==External links==

			* [http://www.bitsavers.org/www.computer.museum.uq.edu.au/pdf/DR11-A%20General%20Device%20Interface.pdf DR11-A General Device Interface]

	[[Category: UNIBUS Parallel Interfaces]]		[[Category: UNIBUS Parallel Interfaces]]

Jnc: move to new subcat

2020-06-09T11:46:00Z

move to new subcat

← Older revision		Revision as of 11:46, 9 June 2020
Line 40:		Line 40:
	{{semi-stub}}		{{semi-stub}}

	[[Category:UNIBUS ~~Peripherals~~]]		[[Category: UNIBUS Parallel Interfaces]]

Jnc: correct reg locs

2018-12-20T14:00:55Z

correct reg locs

← Older revision		Revision as of 14:00, 20 December 2018
Line 9:		Line 9:
	==Registers==		==Registers==

	The device has three control and [[buffer]] [[register]]s, which can be configured to any three sequential [[word]] locations in the I/O page; the first DR11-A is normally configured to [[address]]es ~~767770~~-~~767774~~:		The device has three control and [[buffer]] [[register]]s, which can be configured to any three sequential [[word]] locations in the I/O page; the first DR11-A is normally configured to [[address]]es 777520-777524:

	{\| border=1		{\| border=1
	! Register !! Abbreviation !! Address		! Register !! Abbreviation !! Address
	\|-		\|-
	\|Control and Status Register \|\| DRCSR \|\| ~~767770~~		\|Control and Status Register \|\| DRCSR \|\| 777520
	\|-		\|-
	\|Output Buffer Register \|\| DROUTBUF \|\| ~~767772~~		\|Output Buffer Register \|\| DROUTBUF \|\| 777522
	\|-		\|-
	\|Input Buffer Register \|\| DRINBUF \|\| ~~767774~~		\|Input Buffer Register \|\| DRINBUF \|\| 777524
	\|}		\|}

Jnc: Fairly complete

2018-12-20T13:41:03Z

Fairly complete

New page

The '''DR11-A General Device Interface''' was a [[UNIBUS]] [[device controller]] which provided a pair of 16-[[bit]] parallel ports, one input, and one output.

It was a [[DEC card form factor|dual]] format card (M786), along with two standard single-width card [[FLIP CHIP]]s, the [[M105 Address Selector]] and the [[M782 Interrupt Control]]; they used an [[Small Peripheral Controller|SPC]] slot.

Connection to the [[user]]'s device is via a DEC [[backplane]] slot connector on one side of the card, into which two single-width [[paddle card]]s plugged.

The DR11-A was replaced by the single-board [[DR11-C general device interface]]. The DR11-C is upwardly compatible with the DR11-A for programming, but uses the cheaper and easier to work with [[Berg connector]]s.

==Registers==

The device has three control and [[buffer]] [[register]]s, which can be configured to any three sequential [[word]] locations in the I/O page; the first DR11-A is normally configured to [[address]]es 767770-767774:

{| border=1
! Register !! Abbreviation !! Address
|-
|Control and Status Register || DRCSR || 767770
|-
|Output Buffer Register || DROUTBUF || 767772
|-
|Input Buffer Register || DRINBUF || 767774
|}

In the register contents (below), bits which are read/write or unused are shown in normal font, those which are read-only are in ''italics''.

===Status Register (DRCSR)===
{{16bit-header}}
| ''REQ B'' || colspan=7 | Unused || ''REQ A'' || INT ENB A || INT ENB B || colspan=6 | Unused
{{16bit-bitout}}

===Output Buffer Register (DROUTBUF)===
{{16bit-header}}
| colspan=16 | OUT15 <-> OUT0
{{16bit-bitout}}

===Input Buffer Register (INBUF)===
{{16bit-header}}
| colspan=16 | ''IN15 <-> IN0''
{{16bit-bitout}}

{{semi-stub}}

[[Category:UNIBUS Peripherals]]