FP11-B Floating-Point Processor - Revision history

Jnc: Better cat

2022-10-13T00:17:40Z

Better cat

Jnc: /* External links */ +man, eng drws

2022-03-06T16:57:59Z

‎External links: +man, eng drws

Jnc: +cat

2018-12-16T03:57:15Z

+cat

Jnc: Add links

2018-05-13T14:20:10Z

Add links

Jnc: rm bad cat

2018-02-12T13:42:17Z

rm bad cat

Jnc: update to use fp11 article

2016-09-18T12:58:56Z

update to use fp11 article

Jnc: +cats

2016-04-25T02:18:57Z

+cats

Jnc: Add more info

2016-04-25T02:09:37Z

Add more info

Jnc: Jnc moved page FP11-B to FP11-B Floating-Point Processor: formal name

2016-04-25T01:35:36Z

Jnc moved page FP11-B to FP11-B Floating-Point Processor: formal name

Jnc: clock info

2016-04-24T17:27:25Z

clock info

← Older revision		Revision as of 00:17, 13 October 2022
Line 17:		Line 17:
	* [http://www.bitsavers.org/pdf/dec/pdp11/1145/PDP11_FP11-B_Floating-Point_Processor_Engineering_Drawings_Rev_A_Jul72.pdf FP11-B floating point processor engineering drawings]		* [http://www.bitsavers.org/pdf/dec/pdp11/1145/PDP11_FP11-B_Floating-Point_Processor_Engineering_Drawings_Rev_A_Jul72.pdf FP11-B floating point processor engineering drawings]

−	[[Category: PDP-11 Processors]]	+	[[Category: PDP-11 UNIBUS Processors]]

@@ Line 12: / Line 12: @@
 * M8115 Fraction Data Path - Low Order
-{{PDP-11}}
+==External links==
 [[Category: PDP-11 Processors]]

← Older revision		Revision as of 03:57, 16 December 2018
Line 13:		Line 13:

	{{PDP-11}}		{{PDP-11}}
		+
		+	[[Category: PDP-11 Processors]]

@@ Line 1: / Line 1: @@
-The '''FP11-B''' was a [[Floating point processor|FPP]] used in the [[PDP-11/45]] and [[PDP-11/70]] computers (KB11-A and KB11-B CPU variants thereof, respectively); it was the progenitor of the semi-standard [[FP11 floating point]] used in many [[PDP-11]]s.
+The '''FP11-B''' was a [[Floating point processor|FPP]] used in the [[PDP-11/45]] and [[PDP-11/70]] computers ([[KB11-A CPU|KB11-A]] and [[KB11-B CPU|KB11-B]] [[Central Processing Unit|CPU]] variants thereof, respectively); it was the progenitor of the semi-standard [[FP11 floating point]] used in many [[PDP-11]]s.
-It operated in parallel with the main processor, so that two instructions (one floating point, one regular) could be processed at the same time; unlike the later [[FP11-C Floating-Point Processor]] for these machines, it ran entirely asynchronously to the main CPU, and used a clock which was not synchronized to the basic CPU's clock.
+It operated in parallel with the main processor, so that two instructions (one floating point, one regular) could be processed at the same time; unlike the later [[FP11-C Floating-Point Processor]] for these machines, it ran entirely [[asynchronous]]ly to the main CPU, and used a clock which was not synchronized to the basic CPU's clock.
 ==Implementation==

← Older revision		Revision as of 13:42, 12 February 2018
Line 13:		Line 13:

	{{PDP-11}}		{{PDP-11}}
−
−	~~[[Category:UNIBUS processors]]~~

@@ Line 1: / Line 1: @@
-The '''FP11-B''' was a [[Floating point processor|FPP]] used in the [[PDP-11/45]] and [[PDP-11/70]] computers (KB11-A and KB11-B CPU variants thereof, respectively); it operated in parallel with the main processor, so that two instructions (one floating point, one regular) could be processed at the same time.
+The '''FP11-B''' was a [[Floating point processor|FPP]] used in the [[PDP-11/45]] and [[PDP-11/70]] computers (KB11-A and KB11-B CPU variants thereof, respectively); it was the progenitor of the semi-standard [[FP11 floating point]] used in many [[PDP-11]]s.
-It supported short (32 bit) and long (64 bit) floating point numbers; both forms used an 8 bit exponent (in 'excess 0200' notation, giving an exponent range of +127. to -128.), a sign bit, and the remaining bits were the fractional part. A state bit controlled whether the FP11-B operated in short or long mode.
+It operated in parallel with the main processor, so that two instructions (one floating point, one regular) could be processed at the same time; unlike the later [[FP11-C Floating-Point Processor]] for these machines, it ran entirely asynchronously to the main CPU, and used a clock which was not synchronized to the basic CPU's clock.
 ==Implementation==
-The FP11-B runs entirely asynchronously to the main CPU; it used a clock which is not synchronized to the basic CPU's clock. It plugged into special pre-wired slots in the CPU's [[backplane]], and included the following boards:
+It plugged into special pre-wired slots in the CPU's [[backplane]], and included the following boards:
 * M8112 ROM and ROM Control
@@ Line 16: / Line 14: @@
 {{PDP-11}}
 [[Category:UNIBUS processors]]

← Older revision		Revision as of 02:18, 25 April 2016
Line 13:		Line 13:
	* M8114 Fraction Data Path - High Order		* M8114 Fraction Data Path - High Order
	* M8115 Fraction Data Path - Low Order		* M8115 Fraction Data Path - Low Order
		+
		+	{{PDP-11}}
		+
		+	[[Category:DEC processors]]
		+	[[Category:UNIBUS processors]]

← Older revision	Revision as of 01:35, 25 April 2016
(No difference)

← Older revision		Revision as of 17:27, 24 April 2016
Line 1:		Line 1:
−	The '''FP11-B''' was a [[Floating point processor\|FPP]] used in the [[PDP-11/45]] and [[PDP-11/70]] computers (KB11-A and KB11-B CPU variants, respectively).	+	The '''FP11-B''' was a [[Floating point processor\|FPP]] used in the [[PDP-11/45]] and [[PDP-11/70]] computers (KB11-A and KB11-B CPU variants, respectively). It uses a clock which is not synchronized to the basic CPU's clock.

	The FP11-B included the following boards:		The FP11-B included the following boards: