KD11-A CPU - Revision history

Jnc: /* Implementation */ rm dup text

2024-04-08T03:52:51Z

Implementation: rm dup text

← Older revision		Revision as of 03:52, 8 April 2024
Line 33:		Line 33:
	\|-		\|-
	! Slot !! A !! B !! C !! D !! E !! F		! Slot !! A !! B !! C !! D !! E !! F
	\|-~~\|\| style="text-align:center;" \| KM11-A (KT, KE)~~		\|-
	\| 1 \|\| colspan="4" style="text-align:center;" \| M7239 FIS \|\| style="text-align:center;" \| KM11-A (KT, KE) \|\| style="text-align:center;" \| KM11-A (KD)		\| 1 \|\| colspan="4" style="text-align:center;" \| M7239 FIS \|\| style="text-align:center;" \| KM11-A (KT, KE) \|\| style="text-align:center;" \| KM11-A (KD)
	\|-		\|-
Line 55:		Line 55:
	<!-- ==Further reading==		<!-- ==Further reading==
	-->		-->

	==External links==		==External links==

Jnc: +KY11-D

2023-07-02T15:00:45Z

+KY11-D

← Older revision		Revision as of 15:00, 2 July 2023
Line 5:		Line 5:
	[[Memory management]] support was also optional, with the [[KT11-D Memory Management]], another hex card; it too was not the full [[PDP-11 Memory Management]], but the simplified subset. Other CPU options included the [[KJ11-A Stack Limit Register]], and the [[KW11-L Line Time Clock]] (the latter being a standard option across a number of PDP-11 CPUs).		[[Memory management]] support was also optional, with the [[KT11-D Memory Management]], another hex card; it too was not the full [[PDP-11 Memory Management]], but the simplified subset. Other CPU options included the [[KJ11-A Stack Limit Register]], and the [[KW11-L Line Time Clock]] (the latter being a standard option across a number of PDP-11 CPUs).

	Provision was also made for two optional [[KM11-A Maintenance Set]]s, one for the KD11-A itself, and one for the other parts of the CPU (KE11-E, etc).		It used the [[KY11-D Programmer's Console\|KY11-D]] [[front panel]]. Provision was also made for two optional [[KM11-A Maintenance Set]]s, one for the KD11-A itself, and one for the other parts of the CPU (KE11-E, etc).

	==Implementation==		==Implementation==

Jnc: /* External links */ new cat

2022-03-07T21:15:36Z

External links: new cat

← Older revision		Revision as of 21:15, 7 March 2022
Line 62:		Line 62:
	* [https://loomcom.com/blog/0044_what_makes_a_pdp_11_35_tick.html What Makes A PDP-11/35 Tick?] - List of chips in the KD11-A		* [https://loomcom.com/blog/0044_what_makes_a_pdp_11_35_tick.html What Makes A PDP-11/35 Tick?] - List of chips in the KD11-A

	[[Category: PDP-11 ~~Processors]]~~		[[Category: PDP-11 UNIBUS Processors]]
	~~[[Category:~~ UNIBUS Processors]]

Jnc: /* External links */ +manuals, eng drw

2022-03-07T21:01:22Z

External links: +manuals, eng drw

← Older revision		Revision as of 21:01, 7 March 2022
Line 53:		Line 53:
	\|}		\|}

			<!-- ==Further reading==
			-->
	==External links==		==External links==

			* [http://www.bitsavers.org/pdf/dec/pdp11/1140/DEC-11-HKDAA-A-D_KD11-A_Processor_Manual.pdf KD11-A processor manual] (DEC-11-HKDAA-A-D)
			* [http://www.bitsavers.org/www.computer.museum.uq.edu.au/pdf/EK-KD11A-MM-001%20KD11-A%20Processor%20Maintenance%20Manual.pdf KD11-A processor maintenance manual] (EK-KD11A-MM-001)
			* [http://www.bitsavers.org/pdf/dec/pdp11/1140/PDP-1140_System_Engr_Drawings_Rev_P_Jun74.pdf PDP-11/40 system engineering drawings] (pp. 9-108 of the PDF)
	* [https://loomcom.com/blog/0044_what_makes_a_pdp_11_35_tick.html What Makes A PDP-11/35 Tick?] - List of chips in the KD11-A		* [https://loomcom.com/blog/0044_what_makes_a_pdp_11_35_tick.html What Makes A PDP-11/35 Tick?] - List of chips in the KD11-A

	[[Category:PDP-11 Processors]]		[[Category: PDP-11 Processors]]
	[[Category:UNIBUS Processors]]		[[Category: UNIBUS Processors]]

Jnc: KM11's

2020-03-31T16:26:58Z

KM11's

← Older revision		Revision as of 16:26, 31 March 2020
Line 3:		Line 3:
	Support for the [[PDP-11 Extended Instruction Set\|EIS]] was optional, with the [[KE11-E Extended Instruction Set]], a hex card. There was also optional [[floating point]] hardware, the [[KE11-F Floating Instruction Set]], a quad card; it was not the full [[FP11 Floating Point]], but the minimal [[FIS floating point]].		Support for the [[PDP-11 Extended Instruction Set\|EIS]] was optional, with the [[KE11-E Extended Instruction Set]], a hex card. There was also optional [[floating point]] hardware, the [[KE11-F Floating Instruction Set]], a quad card; it was not the full [[FP11 Floating Point]], but the minimal [[FIS floating point]].

	[[Memory management]] support was also optional, with the [[KT11-D Memory Management]], another hex card; it too was not the full [[PDP-11 Memory Management]], but the simplified subset.		[[Memory management]] support was also optional, with the [[KT11-D Memory Management]], another hex card; it too was not the full [[PDP-11 Memory Management]], but the simplified subset. Other CPU options included the [[KJ11-A Stack Limit Register]], and the [[KW11-L Line Time Clock]] (the latter being a standard option across a number of PDP-11 CPUs).

	~~Other CPU options included the~~ [[~~KJ11~~-A ~~Stack Limit Register~~]], ~~and~~ the ~~[[KW11~~-~~L Line Time Clock]] (~~the ~~latter being a standard option across a number~~ of ~~PDP~~-~~11 CPUs~~).		Provision was also made for two optional [[KM11-A Maintenance Set]]s, one for the KD11-A itself, and one for the other parts of the CPU (KE11-E, etc).

	==Implementation==		==Implementation==
Line 22:		Line 22:
	* M7232 - μword		* M7232 - μword

	The [[Berg connector]]s on the M7232 carry the microcode bus to the KE11-E EIS card; note also the metal handle on this card, even though it is only a quad card; it and the KE11-F FIS card are the only non-[[QBUS]] quad cards ~~with~~ such a handle.		The [[Berg connector]]s on the M7232 carry the microcode bus to the optional KE11-E EIS card; note also the metal edge handle on this card, even though it is only a quad card; it and the KE11-F FIS card are the only non-[[QBUS]] quad cards known to have such a handle.

	All of them plugged into a [[wire-wrap]]ped custom 9-slot [[backplane]] dual [[system unit]]. The optional KE11-E Extended Instruction Set, KE11-F Floating Instruction Set, and KT11-D Memory Management option cards all plugged into pre-wired slots in this backplane, as did the KJ11-A Stack Limit Register and the KW11-L Line Time Clock. This left one unused slot, which was wired as a UNIBUS [[Small Peripheral Controller\|SPC]] slot; that slot also contained the 'UNIBUS out'.		All of them plugged into a [[wire-wrap]]ped custom 9-slot [[backplane]] dual [[system unit]]. The optional KE11-E Extended Instruction Set, KE11-F Floating Instruction Set, and KT11-D Memory Management option cards all plugged into pre-wired slots in this backplane, as did the KJ11-A Stack Limit Register and the KW11-L Line Time Clock. This left one unused slot, which was wired as a UNIBUS [[Small Peripheral Controller\|SPC]] slot; that slot also contained the 'UNIBUS out'.

Jnc: /* Implementation */ Add board locs in backplane

2020-03-31T16:17:27Z

Implementation: Add board locs in backplane

@@ Line 24: / Line 24: @@
 The [[Berg connector]]s on the M7232 carry the microcode bus to the KE11-E EIS card; note also the metal handle on this card, even though it is only a quad card; it and the KE11-F FIS card are the only non-[[QBUS]] quad cards with such a handle.
-All of them plugged into a [[wire-wrap]]ped custom [[backplane]] dual [[system unit]]. The KE11-E Extended Instruction Set, KE11-F Floating Instruction Set, and KT11-D Memory Management option cards all plugged into pre-wired slots in this backplane, as did the KJ11-A Stack Limit Register and the KW11-L Line Time Clock.
+All of them plugged into a [[wire-wrap]]ped custom 9-slot [[backplane]] dual [[system unit]]. The optional KE11-E Extended Instruction Set, KE11-F Floating Instruction Set, and KT11-D Memory Management option cards all plugged into pre-wired slots in this backplane, as did the KJ11-A Stack Limit Register and the KW11-L Line Time Clock. This left one unused slot, which was wired as a UNIBUS [[Small Peripheral Controller|SPC]] slot; that slot also contained the 'UNIBUS out'.
 ==External links==

Jnc: /* Implementation */ ke11-f too

2019-09-18T20:22:11Z

Implementation: ke11-f too

← Older revision		Revision as of 20:22, 18 September 2019
Line 22:		Line 22:
	* M7232 - μword		* M7232 - μword

	The [[Berg connector]]s on the M7232 carry the microcode bus to the KE11-E EIS card; note also the metal handle on this card, even though it is only a quad card; the only non-[[QBUS]] quad ~~card~~ with such a handle.		The [[Berg connector]]s on the M7232 carry the microcode bus to the KE11-E EIS card; note also the metal handle on this card, even though it is only a quad card; it and the KE11-F FIS card are the only non-[[QBUS]] quad cards with such a handle.

	All of them plugged into a [[wire-wrap]]ped custom [[backplane]] dual [[system unit]]. The KE11-E Extended Instruction Set, KE11-F Floating Instruction Set, and KT11-D Memory Management option cards all plugged into pre-wired slots in this backplane, as did the KJ11-A Stack Limit Register and the KW11-L Line Time Clock.		All of them plugged into a [[wire-wrap]]ped custom [[backplane]] dual [[system unit]]. The KE11-E Extended Instruction Set, KE11-F Floating Instruction Set, and KT11-D Memory Management option cards all plugged into pre-wired slots in this backplane, as did the KJ11-A Stack Limit Register and the KW11-L Line Time Clock.

Jnc: +link

2019-06-12T16:34:32Z

+link

← Older revision		Revision as of 16:34, 12 June 2019
Line 25:		Line 25:

	All of them plugged into a [[wire-wrap]]ped custom [[backplane]] dual [[system unit]]. The KE11-E Extended Instruction Set, KE11-F Floating Instruction Set, and KT11-D Memory Management option cards all plugged into pre-wired slots in this backplane, as did the KJ11-A Stack Limit Register and the KW11-L Line Time Clock.		All of them plugged into a [[wire-wrap]]ped custom [[backplane]] dual [[system unit]]. The KE11-E Extended Instruction Set, KE11-F Floating Instruction Set, and KT11-D Memory Management option cards all plugged into pre-wired slots in this backplane, as did the KJ11-A Stack Limit Register and the KW11-L Line Time Clock.

			==External links==
			* [https://loomcom.com/blog/0044_what_makes_a_pdp_11_35_tick.html What Makes A PDP-11/35 Tick?] - List of chips in the KD11-A

	[[Category:PDP-11 Processors]]		[[Category:PDP-11 Processors]]
	[[Category:UNIBUS Processors]]		[[Category:UNIBUS Processors]]

Jnc: /* Implementation */ typo

2019-01-23T14:45:00Z

Implementation: typo

← Older revision		Revision as of 14:45, 23 January 2019
Line 9:		Line 9:
	==Implementation==		==Implementation==

	[[Image:KD11A-M7232.jpg\|thumb\|right\|200px\|M7232 card from KD11-A]]]		[[Image:KD11A-M7232.jpg\|thumb\|right\|200px\|M7232 card from KD11-A]]

	The basic KD11-A was contained on four [[DEC card form factor\|hex]] cards:		The basic KD11-A was contained on four [[DEC card form factor\|hex]] cards:

Jnc: /* Implementation */ Add image of uword card

2019-01-23T03:39:00Z

Implementation: Add image of uword card

← Older revision		Revision as of 03:39, 23 January 2019
Line 8:		Line 8:

	==Implementation==		==Implementation==

			[[Image:KD11A-M7232.jpg\|thumb\|right\|200px\|M7232 card from KD11-A]]]

	The basic KD11-A was contained on four [[DEC card form factor\|hex]] cards:		The basic KD11-A was contained on four [[DEC card form factor\|hex]] cards:
Line 20:		Line 22:
	* M7232 - μword		* M7232 - μword

	~~all of which plugged into a~~ [[~~wire-wrap~~]]~~ped custom~~ [[~~backplane]] dual [[system unit~~]].		The [[Berg connector]]s on the M7232 carry the microcode bus to the KE11-E EIS card; note also the metal handle on this card, even though it is only a quad card; the only non-[[QBUS]] quad card with such a handle.

	The KE11-E Extended Instruction Set, KE11-F Floating Instruction Set, and KT11-D Memory Management option cards all plugged into pre-wired slots in this backplane, as did the KJ11-A Stack Limit Register and the KW11-L Line Time Clock.		All of them plugged into a [[wire-wrap]]ped custom [[backplane]] dual [[system unit]]. The KE11-E Extended Instruction Set, KE11-F Floating Instruction Set, and KT11-D Memory Management option cards all plugged into pre-wired slots in this backplane, as did the KJ11-A Stack Limit Register and the KW11-L Line Time Clock.

	[[Category:PDP-11 Processors]]		[[Category:PDP-11 Processors]]
	[[Category:UNIBUS Processors]]		[[Category:UNIBUS Processors]]