KD11-D CPU - Revision history

Jnc: Clarify KY11-LB microcode diagnostic physical interface

2024-11-27T21:03:09Z

Clarify KY11-LB microcode diagnostic physical interface

← Older revision		Revision as of 21:03, 27 November 2024
Line 7:		Line 7:
	There is a lack of clarity over the RTT instruction; the ''pdp11 04/05/10/35/40/45 processor handbook'' says it is not implemented, but the ''PDP-11 Architecture Handbook'' says "available in 11/04 but is different from other implementations"; the ''KD11-D Processor Manual'' (EK-KD11D-TM-PRE) says the "first instruction after RTT is guaranteed to be executed" - the same as the [[KD11-A CPU]].		There is a lack of clarity over the RTT instruction; the ''pdp11 04/05/10/35/40/45 processor handbook'' says it is not implemented, but the ''PDP-11 Architecture Handbook'' says "available in 11/04 but is different from other implementations"; the ''KD11-D Processor Manual'' (EK-KD11D-TM-PRE) says the "first instruction after RTT is guaranteed to be executed" - the same as the [[KD11-A CPU]].

	It plugs into a modified [[Modified UNIBUS Device\|MUD]] [[backplane]], either ~~the~~ the [[DD11-C backplane\|DD11-C]] or [[DD11-D backplane]]s, or the special [[DD11-P backplane]] of the [[PDP-11/34]].		It plugs into a modified [[Modified UNIBUS Device\|MUD]] [[backplane]]; either the [[DD11-C backplane\|DD11-C]] or [[DD11-D backplane]]s, or the special [[DD11-P backplane]] of the [[PDP-11/34]].

			==KY11-L support==

	It supported the [[KY11-LA Operator's Console]] and the [[KY11-LB Programmer's Console]], including the latter's maintenance functionality which allowed the CPU's [[microcode]] to be [[single-step]]ped. The KD11-D uses the same [[KY11-L to CPU interface]] as the other machines that use them.		It supported the [[KY11-LA Operator's Console]] and the [[KY11-LB Programmer's Console]], including the latter's maintenance functionality which allowed the CPU's [[microcode]] to be [[single-step]]ped. The KD11-D uses the same [[KY11-L to CPU interface]] as the other machines that use them.

	~~==KY11-LB Interface==~~		The microcode diagnostic interface to the KY11-LB is carried over a 10-wire [[flat cable]] connected to i) the J2 [[Berg connector]] header on the KY11-LB's M7859 module (the other 10-pin header on that card is unused with the -11/04), and ii) to a set of bare vertical [[pin]]s in the upper left-hand corner of the M7263 (see image above; between the 3rd and 4th [[integrated circuit\|chips]] in the top row). (The main functionality of the KY11-B is done over the [[UNIBUS]], and a pair of backplane lines.)

	The microcode diagnostic interface to the KY11-LB is carried over a 10-wire [[flat cable]] connected to the J2 [[Berg connector]] header on the KY11-LB's M7859 module (the other 10-pin header on that card is unused with the -11/04), and a set of vertical [[pin]]s in the upper left-hand corner (see image above) ~~of the M7263~~. (The main functionality of the KY11-B is done over the UNIBUS, and a pair of backplane lines.)

	==External links==		==External links==
Line 21:		Line 21:

	[[Category: PDP-11 UNIBUS Processors]]		[[Category: PDP-11 UNIBUS Processors]]
			[[Category: DEC Documentation Errors]]

Jnc: better cat

2022-03-31T20:37:22Z

better cat

← Older revision		Revision as of 20:37, 31 March 2022
Line 9:		Line 9:
	It plugs into a modified [[Modified UNIBUS Device\|MUD]] [[backplane]], either the the [[DD11-C backplane\|DD11-C]] or [[DD11-D backplane]]s, or the special [[DD11-P backplane]] of the [[PDP-11/34]].		It plugs into a modified [[Modified UNIBUS Device\|MUD]] [[backplane]], either the the [[DD11-C backplane\|DD11-C]] or [[DD11-D backplane]]s, or the special [[DD11-P backplane]] of the [[PDP-11/34]].

	It supported the [[KY11-LA Operator's Console]] and the [[KY11-LB Programmer's Console]], including the latter's maintenance functionality which allowed the CPU's microcode to be [[single-step]]ped. The KD11-D uses the same [[KY11 to CPU interface]] as the other machines that use them.		It supported the [[KY11-LA Operator's Console]] and the [[KY11-LB Programmer's Console]], including the latter's maintenance functionality which allowed the CPU's [[microcode]] to be [[single-step]]ped. The KD11-D uses the same [[KY11-L to CPU interface]] as the other machines that use them.

	==KY11-LB Interface==		==KY11-LB Interface==
Line 18:		Line 18:

	* [http://www.bitsavers.org/www.computer.museum.uq.edu.au/pdf/EK-KD11D-TM-PRE%20KD11-D%20Processor%20Manual%20(PDP-11-04).pdf KD11-D Processor Manual (PDP-11/04)] (EK-KD11D-TM-PRE)		* [http://www.bitsavers.org/www.computer.museum.uq.edu.au/pdf/EK-KD11D-TM-PRE%20KD11-D%20Processor%20Manual%20(PDP-11-04).pdf KD11-D Processor Manual (PDP-11/04)] (EK-KD11D-TM-PRE)
	* [http://www.bitsavers.org/pdf/dec/pdp11/1104/MP00019_1104_EngrDrws_Feb78.pdf PDP-11/04 engineering drawings] - Contains KD11-D Field Maintenance Print Set (MP00020) on pp. 167-276 (includes complete PROM dumps)		* [http://www.bitsavers.org/pdf/dec/pdp11/1104/MP00019_1104_EngrDrws_Feb78.pdf PDP-11/04 engineering drawings] - Contains KD11-D Field Maintenance Print Set (MP00020) on pp. 167-276 of the PDF(includes complete PROM dumps)

	[[Category: PDP-11 ~~Processors]]~~		[[Category: PDP-11 UNIBUS Processors]]
	~~[[Category:~~ UNIBUS Processors]]

Jnc: mention common KY11/CPU interface

2022-02-27T13:19:49Z

mention common KY11/CPU interface

← Older revision		Revision as of 13:19, 27 February 2022
Line 9:		Line 9:
	It plugs into a modified [[Modified UNIBUS Device\|MUD]] [[backplane]], either the the [[DD11-C backplane\|DD11-C]] or [[DD11-D backplane]]s, or the special [[DD11-P backplane]] of the [[PDP-11/34]].		It plugs into a modified [[Modified UNIBUS Device\|MUD]] [[backplane]], either the the [[DD11-C backplane\|DD11-C]] or [[DD11-D backplane]]s, or the special [[DD11-P backplane]] of the [[PDP-11/34]].

	It supported the [[KY11-LA Operator's Console]] and the [[KY11-LB Programmer's Console]], including the latter's maintenance functionality which allowed the CPU's microcode to be [[single-step]]ped.		It supported the [[KY11-LA Operator's Console]] and the [[KY11-LB Programmer's Console]], including the latter's maintenance functionality which allowed the CPU's microcode to be [[single-step]]ped. The KD11-D uses the same [[KY11 to CPU interface]] as the other machines that use them.

	==KY11-LB Interface==		==KY11-LB Interface==
Line 20:		Line 20:
	* [http://www.bitsavers.org/pdf/dec/pdp11/1104/MP00019_1104_EngrDrws_Feb78.pdf PDP-11/04 engineering drawings] - Contains KD11-D Field Maintenance Print Set (MP00020) on pp. 167-276 (includes complete PROM dumps)		* [http://www.bitsavers.org/pdf/dec/pdp11/1104/MP00019_1104_EngrDrws_Feb78.pdf PDP-11/04 engineering drawings] - Contains KD11-D Field Maintenance Print Set (MP00020) on pp. 167-276 (includes complete PROM dumps)

	~~{{PDP-11}}~~		[[Category: PDP-11 Processors]]
			[[Category: UNIBUS Processors]]
	[[Category:PDP-11 Processors]]
	[[Category:UNIBUS Processors]]

Jnc: Mention PROM use, /* External links */ +manual, FMPS

2022-02-20T00:44:46Z

Mention PROM use, External links: +manual, FMPS

← Older revision		Revision as of 00:44, 20 February 2022
Line 1:		Line 1:
	[[Image:1104CPU_M7263.jpg\|250px\|right\|thumb\|A KD11-D card.]]		[[Image:1104CPU_M7263.jpg\|250px\|right\|thumb\|A KD11-D card.]]

	The '''KD11-D''' [[PDP-11]] [[Central Processing Unit\|CPU]] of the [[PDP-11/04]] was a [[microcode\|micro-programmed]] processor contained on single [[DEC card form factor\|hex]] [[printed circuit board\|card]] (the M7263), the first PDP-11 CPU to be built on a single card.		The '''KD11-D''' [[PDP-11]] [[Central Processing Unit\|CPU]] of the [[PDP-11/04]] was a [[microcode\|micro-programmed]] processor (making heavy use of [[Read-only memory#PROM\|PROMs]]). It was contained on single [[DEC card form factor\|hex]] [[printed circuit board\|card]] (the M7263), the first PDP-11 CPU to be built on a single card.

	Like other early, low-cost PDP-11s, it did not support either [[memory management]] of any kind, or hardware [[floating point]], [[PDP-11 Extended Instruction Set\|EIS]] [[instruction]]s, or the various instructions added to the PDP-11 [[instruction set]] (XOR, SOB, SXT and MARK).		Like other early, low-cost PDP-11s, it did not support either [[memory management]] of any kind, or hardware [[floating point]], [[PDP-11 Extended Instruction Set\|EIS]] [[instruction]]s, or the various instructions added to the PDP-11 [[instruction set]] (XOR, SOB, SXT and MARK).
Line 9:		Line 9:
	It plugs into a modified [[Modified UNIBUS Device\|MUD]] [[backplane]], either the the [[DD11-C backplane\|DD11-C]] or [[DD11-D backplane]]s, or the special [[DD11-P backplane]] of the [[PDP-11/34]].		It plugs into a modified [[Modified UNIBUS Device\|MUD]] [[backplane]], either the the [[DD11-C backplane\|DD11-C]] or [[DD11-D backplane]]s, or the special [[DD11-P backplane]] of the [[PDP-11/34]].

	It supported the [[KY11-LA Operator's Console]] and the [[KY11-LB Programmer's Console]], including the latter's ~~maintainence~~ functionality which allowed the CPU's microcode to be [[single-step]]ped.		It supported the [[KY11-LA Operator's Console]] and the [[KY11-LB Programmer's Console]], including the latter's maintenance functionality which allowed the CPU's microcode to be [[single-step]]ped.

	==KY11-LB Interface==		==KY11-LB Interface==

	The microcode diagnostic interface to the KY11-LB is carried over a 10-wire [[flat cable]] connected to the J2 [[Berg connector]] header on the KY11-LB's M7859 module (the other 10-pin header on that card is unused with the -11/04), and a set of vertical [[pin]]s in the upper left-hand corner (see image above) of the M7263. (The main functionality of the KY11-B is done over the UNIBUS, and a pair of backplane lines.)		The microcode diagnostic interface to the KY11-LB is carried over a 10-wire [[flat cable]] connected to the J2 [[Berg connector]] header on the KY11-LB's M7859 module (the other 10-pin header on that card is unused with the -11/04), and a set of vertical [[pin]]s in the upper left-hand corner (see image above) of the M7263. (The main functionality of the KY11-B is done over the UNIBUS, and a pair of backplane lines.)

			==External links==

			* [http://www.bitsavers.org/www.computer.museum.uq.edu.au/pdf/EK-KD11D-TM-PRE%20KD11-D%20Processor%20Manual%20(PDP-11-04).pdf KD11-D Processor Manual (PDP-11/04)] (EK-KD11D-TM-PRE)
			* [http://www.bitsavers.org/pdf/dec/pdp11/1104/MP00019_1104_EngrDrws_Feb78.pdf PDP-11/04 engineering drawings] - Contains KD11-D Field Maintenance Print Set (MP00020) on pp. 167-276 (includes complete PROM dumps)

	{{PDP-11}}		{{PDP-11}}

Jnc: Details on RTT

2019-01-19T01:24:37Z

Details on RTT

← Older revision		Revision as of 01:24, 19 January 2019
Line 5:		Line 5:
	Like other early, low-cost PDP-11s, it did not support either [[memory management]] of any kind, or hardware [[floating point]], [[PDP-11 Extended Instruction Set\|EIS]] [[instruction]]s, or the various instructions added to the PDP-11 [[instruction set]] (XOR, SOB, SXT and MARK).		Like other early, low-cost PDP-11s, it did not support either [[memory management]] of any kind, or hardware [[floating point]], [[PDP-11 Extended Instruction Set\|EIS]] [[instruction]]s, or the various instructions added to the PDP-11 [[instruction set]] (XOR, SOB, SXT and MARK).

	There is a lack of clarity over the RTT instruction; ~~some manuals say~~ it is not implemented, but the ''PDP-11 Architecture Handbook'' says "available in 11/04 but is different from other implementations".		There is a lack of clarity over the RTT instruction; the ''pdp11 04/05/10/35/40/45 processor handbook'' says it is not implemented, but the ''PDP-11 Architecture Handbook'' says "available in 11/04 but is different from other implementations"; the ''KD11-D Processor Manual'' (EK-KD11D-TM-PRE) says the "first instruction after RTT is guaranteed to be executed" - the same as the [[KD11-A CPU]].

	It ~~was plugged~~ into a modified [[Modified UNIBUS Device\|MUD]] [[backplane]], either the the [[DD11-C backplane\|DD11-C]] or [[DD11-D backplane]]s, or the special [[DD11-P backplane]] of the [[PDP-11/34]].		It plugs into a modified [[Modified UNIBUS Device\|MUD]] [[backplane]], either the the [[DD11-C backplane\|DD11-C]] or [[DD11-D backplane]]s, or the special [[DD11-P backplane]] of the [[PDP-11/34]].

	It supported the [[KY11-LA Operator's Console]] and the [[KY11-LB Programmer's Console]], including the latter's maintainence functionality which allowed the CPU's microcode to be [[single-step]]ped.		It supported the [[KY11-LA Operator's Console]] and the [[KY11-LB Programmer's Console]], including the latter's maintainence functionality which allowed the CPU's microcode to be [[single-step]]ped.

Jnc: clarify

2019-01-18T22:32:01Z

clarify

← Older revision		Revision as of 22:32, 18 January 2019
Line 5:		Line 5:
	Like other early, low-cost PDP-11s, it did not support either [[memory management]] of any kind, or hardware [[floating point]], [[PDP-11 Extended Instruction Set\|EIS]] [[instruction]]s, or the various instructions added to the PDP-11 [[instruction set]] (XOR, SOB, SXT and MARK).		Like other early, low-cost PDP-11s, it did not support either [[memory management]] of any kind, or hardware [[floating point]], [[PDP-11 Extended Instruction Set\|EIS]] [[instruction]]s, or the various instructions added to the PDP-11 [[instruction set]] (XOR, SOB, SXT and MARK).

	There is a lack of clarity over the RTT instruction; some manuals say it is not ~~implemeneted~~, but the ''PDP-11 Architecture Handbook'' says "available in 11/04 but is different from other implementations".		There is a lack of clarity over the RTT instruction; some manuals say it is not implemented, but the ''PDP-11 Architecture Handbook'' says "available in 11/04 but is different from other implementations".

	It was plugged into a modified [[Modified UNIBUS Device\|MUD]] [[backplane]], either the the [[DD11-C backplane\|DD11-C]] or [[DD11-D backplane]]s, or the special [[DD11-P backplane]] of the [[PDP-11/34]].		It was plugged into a modified [[Modified UNIBUS Device\|MUD]] [[backplane]], either the the [[DD11-C backplane\|DD11-C]] or [[DD11-D backplane]]s, or the special [[DD11-P backplane]] of the [[PDP-11/34]].

	It supported the [[KY11-LA Operator's Console]] and the [[KY11-LB Programmer's Console]], including the maintainence functionality ~~to allow~~ the CPU's microcode to be [[single-step]]ped.		It supported the [[KY11-LA Operator's Console]] and the [[KY11-LB Programmer's Console]], including the latter's maintainence functionality which allowed the CPU's microcode to be [[single-step]]ped.

	==KY11-LB Interface==		==KY11-LB Interface==

Jnc: A pretty good start

2019-01-18T22:18:05Z

A pretty good start

New page

[[Image:1104CPU_M7263.jpg|250px|right|thumb|A KD11-D card.]]

The '''KD11-D''' [[PDP-11]] [[Central Processing Unit|CPU]] of the [[PDP-11/04]] was a [[microcode|micro-programmed]] processor contained on single [[DEC card form factor|hex]] [[printed circuit board|card]] (the M7263), the first PDP-11 CPU to be built on a single card.

Like other early, low-cost PDP-11s, it did not support either [[memory management]] of any kind, or hardware [[floating point]], [[PDP-11 Extended Instruction Set|EIS]] [[instruction]]s, or the various instructions added to the PDP-11 [[instruction set]] (XOR, SOB, SXT and MARK).

There is a lack of clarity over the RTT instruction; some manuals say it is not implemeneted, but the ''PDP-11 Architecture Handbook'' says "available in 11/04 but is different from other implementations".

It was plugged into a modified [[Modified UNIBUS Device|MUD]] [[backplane]], either the the [[DD11-C backplane|DD11-C]] or [[DD11-D backplane]]s, or the special [[DD11-P backplane]] of the [[PDP-11/34]].

It supported the [[KY11-LA Operator's Console]] and the [[KY11-LB Programmer's Console]], including the maintainence functionality to allow the CPU's microcode to be [[single-step]]ped.

==KY11-LB Interface==

The microcode diagnostic interface to the KY11-LB is carried over a 10-wire [[flat cable]] connected to the J2 [[Berg connector]] header on the KY11-LB's M7859 module (the other 10-pin header on that card is unused with the -11/04), and a set of vertical [[pin]]s in the upper left-hand corner (see image above) of the M7263. (The main functionality of the KY11-B is done over the UNIBUS, and a pair of backplane lines.)

{{PDP-11}}

[[Category:PDP-11 Processors]]
[[Category:UNIBUS Processors]]