KDJ11 CPUs - Revision history

Jnc: /* External links */ original at Frain Research went offline; add reference to online mirror

2025-05-31T12:10:31Z

‎External links: original at Frain Research went offline; add reference to online mirror

Jnc: KDJ11-B also used in the PDP-11/73

2023-02-21T12:32:16Z

KDJ11-B also used in the PDP-11/73

Jnc: typo

2022-03-29T11:44:50Z

typo

Jnc: /* See also */ +

2022-03-29T11:43:55Z

‎See also: +

Jnc: new more-specific cat

2022-03-29T11:40:22Z

new more-specific cat

Jnc: /* Floating point */ no FPJ11 on the KDJ11-D

2022-03-29T08:37:50Z

‎Floating point: no FPJ11 on the KDJ11-D

Jnc: +KDJ11-D, halt details

2022-03-29T08:35:34Z

+KDJ11-D, halt details

Jnc: /* External links */ +good page

2021-12-27T13:17:08Z

‎External links: +good page

Jnc: /* Code in PARs */ typo

2021-10-23T19:56:03Z

‎Code in PARs: typo

Jnc: /* Floating point */ +link

2020-01-05T20:29:26Z

‎Floating point: +link

@@ Line 47: / Line 47: @@
 ==External links==
-* [http://web.frainresearch.org:8080/projects/pdp-11/dcj11.php DCJ11 Processors]
+* [http://web.frainresearch.org:8080/projects/pdp-11/dcj11.php DCJ11 Processors] (mirrored [https://electrickery.nl/comp/pdp11_23plus/frain.rsx11m.io/dcj11.php here])
 [[Category: PDP-11 QBUS Processors]]

@@ Line 2: / Line 2: @@
 * [[KDJ11-A CPU]] - M8192 - [[QBUS]] [[DEC card form factor|dual]]-width CPU
-* [[KDJ11-B CPU]] - M8190 - QBUS quad-width CPU used in the [[PDP-11/83]] and [[PDP-11/84]]
+* [[KDJ11-B CPU]] - M8190 - QBUS quad-width CPU used in the [[PDP-11/73]], [[PDP-11/83]] and [[PDP-11/84]]
 * [[KDJ11-D CPU]] - M7554 - QBUS quad-width CPU used in the [[PDP-11/53]]
 * [[KDJ11-E CPU]] - M8981 - QBUS quad-width CPU used in the [[PDP-11/93]] and [[PDP-11/94]]

← Older revision		Revision as of 11:44, 29 March 2022
Line 49:		Line 49:
	* [http://web.frainresearch.org:8080/projects/pdp-11/dcj11.php DCJ11 Processors]		* [http://web.frainresearch.org:8080/projects/pdp-11/dcj11.php DCJ11 Processors]

−	[[Category: ~~QBUS~~ PDP-11 Processors]]	+	[[Category: PDP-11 QBUS Processors]]

← Older revision		Revision as of 11:43, 29 March 2022
Line 35:		Line 35:

	However, this does not work on the KDJ11 processors. The CPU cannot execute [[object code\|code]] from the PARs; it gets a [[NXM]] [[trap]] on attempts to do so.		However, this does not work on the KDJ11 processors. The CPU cannot execute [[object code\|code]] from the PARs; it gets a [[NXM]] [[trap]] on attempts to do so.
		+
		+	==See also==
		+
		+	* [[LSI-11 CPUs]]
		+	* [[KDF11 CPUs]]

	==Further reading==		==Further reading==

← Older revision		Revision as of 11:40, 29 March 2022
Line 44:		Line 44:
	* [http://web.frainresearch.org:8080/projects/pdp-11/dcj11.php DCJ11 Processors]		* [http://web.frainresearch.org:8080/projects/pdp-11/dcj11.php DCJ11 Processors]

−	[[Category: PDP-11 ~~Processors]]~~	+	[[Category: QBUS PDP-11 Processors]]
−	~~[[Category: QBUS~~ Processors]]

@@ Line 8: / Line 8: @@
 ==Floating point==
-All the KDJ11 CPUs except early revisions of the KDJ11-A CPU have two choices for [[floating point]] support (full [[FP11 floating point]]): the base DCJ11 [[integrated circuit|chip]], which implements floating point using [[microcode]]; and an optional, higher-performance separate dedicated chip, the [[FPJ11 floating point accelerator]].
+All the KDJ11 CPUs except early revisions of the KDJ11-A CPU and the KDJ11-D have two choices for [[floating point]] support (full [[FP11 floating point]]): the base DCJ11 [[integrated circuit|chip]], which implements floating point using [[microcode]]; and an optional, higher-performance separate dedicated chip, the [[FPJ11 floating point accelerator]].
 (The issue with the early KDJ11-A is that early revisions have bugs in their [[gate array]] chips which prevent correct operation of the FPJ11.)

@@ Line 1: / Line 1: @@
 There are several single-board [[PDP-11]] [[Central Processing Unit|CPUs]] which all use the 'Jaws' [[J-11 chipset]]:
-*[[KDJ11-A CPU]] - M8192 - [[QBUS]] [[DEC card form factor|dual]]-width CPU
+* [[KDJ11-A CPU]] - M8192 - [[QBUS]] [[DEC card form factor|dual]]-width CPU
-*[[KDJ11-B CPU]] - M8190 - QBUS quad-width CPU used in the [[PDP-11/83]] and [[PDP-11/84]]
+* [[KDJ11-B CPU]] - M8190 - QBUS quad-width CPU used in the [[PDP-11/83]] and [[PDP-11/84]]
-*[[KDJ11-E CPU]] - M8981 - QBUS quad-width CPU used in the [[PDP-11/93]] and [[PDP-11/94]]
+* [[KDJ11-D CPU]] - M7554 - QBUS quad-width CPU used in the [[PDP-11/53]]
 ==Floating point==
@@ Line 13: / Line 14: @@
 ==ODT and the cache==
-The J-11 chip set includes [[microcode]] which provides 'front panel' functionality named '[[QBUS CPU ODT|ODT]]'; the ability to read and write to [[main memory]], start the processor, etc. Unlike the ODT in the [[KDF11 CPUs]], which only supported 18-bit addressing, the KDJ11's do not have this limitation.
+The J-11 chip set includes microcode which provides '[[front panel]]' functionality named '[[QBUS CPU ODT|ODT]]', which runs when the CPU is [[halt]]ed: the ability to read and write to [[main memory]], start the processor, etc. Unlike the ODT in the [[KDF11 CPUs]], which only supported 18-bit addressing, the KDJ11's do not have this limitation.
 Note, however, that the KDJ11-A and KDJ11-B, which have CPU [[cache]]s, power up with the cache enabled, even for ODT. So, if the user writes some data into a given memory location using ODT, and then reads it back, they will get the correct data even if that memory location is faulty - the CPU is getting the (correct) data from the cache.
@@ Line 42: / Line 43: @@
 * [http://web.frainresearch.org:8080/projects/pdp-11/dcj11.php DCJ11 Processors]
 [[Category: PDP-11 Processors]]
 [[Category: QBUS Processors]]

← Older revision		Revision as of 13:17, 27 December 2021
Line 38:		Line 38:

	* uNote #025, "FPJ11-AA Compatibility with the LSI-11/73 (KDJ11-A)", 28 April 1985		* uNote #025, "FPJ11-AA Compatibility with the LSI-11/73 (KDJ11-A)", 28 April 1985
		+
		+	==External links==
		+
		+	* [http://web.frainresearch.org:8080/projects/pdp-11/dcj11.php DCJ11 Processors]

	{{PDP-11}}		{{PDP-11}}

@@ Line 31: / Line 31: @@
 ==Code in PARs==
-One commonly used diagnostic 'trick' is to store very small test programs in the Page Address Registers of the [[PDP-11 Memory Management]] unit. This is typically used for short 'oscilliscope loops', either to debug a memory card when isn't any working memory plugged in, or when there is a desire to avoid 'contaminating' the bus with [[instruction]] fetch cycles.
+One commonly used diagnostic 'trick' is to store very small test programs in the Page Address Registers of the [[PDP-11 Memory Management]] unit. This is typically used for short 'oscilliscope loops', either to debug a memory card when there isn't any working memory plugged in, or when there is a desire to avoid 'contaminating' the bus with [[instruction]] [[fetch]] cycles.
 However, this does not work on the KDJ11 processors. The CPU cannot execute [[object code|code]] from the PARs; it gets a [[NXM]] [[trap]] on attempts to do so.