KEF11-B CIS chip - Revision history

Jnc: +link DIP

2021-05-30T16:57:12Z

+link DIP

Jnc: Argh!!!

2018-11-01T15:00:23Z

Argh!!!

Jnc: typo

2018-11-01T14:59:15Z

typo

Jnc: Add picture, correct ude restriction

2018-11-01T14:58:54Z

Add picture, correct ude restriction

Jnc: Jnc moved page KEF11-B to KEF11-B CIS chip: Naming system

2018-11-01T13:41:30Z

Jnc moved page KEF11-B to KEF11-B CIS chip: Naming system

Jnc: A bit stubby, but a good start

2018-11-01T13:17:05Z

A bit stubby, but a good start

New page

The '''KEF11-B''' is an option for some [[Central Processing Unit|CPU]] [[printed circuit board|boards]] which use the [[F-11 chip set]]; it implements the [[PDP-11 Commercial Instruction Set]].

It consists of six [[integrated circuit|chips]] containing additional [[microcode]], on a large carrier. Due to its large size, not all the [[KDF11 CPUs]] can use it; the [[KDF11-A CPU]] is too small to hold it.

{{semi-stub}}

@@ Line 3: / Line 3: @@
 The '''KEF11-B CIS chip''' is an option for some [[PDP-11]] [[Central Processing Unit|CPU]] [[printed circuit board|boards]] which use the [[F-11 chip set]]; it implements the [[PDP-11 Commercial Instruction Set]].
-It consists of six [[integrated circuit|chips]] containing additional [[microcode]], on a large dual carrier. Due to its large size, not all the [[KDF11 CPUs]] can use it and the [[KEF11-A floating point chip]] at the same time; the [[KDF11-A CPU]] is too small to hold them both simultaneously.
+It consists of six [[integrated circuit|chips]] containing additional [[microcode]], on a large dual [[Dual Inline Package|DIP]] carrier. Due to its large physical size, not all the [[KDF11 CPUs]] can use it and the [[KEF11-A floating point chip]] at the same time; the [[KDF11-A CPU]] is too small to hold them both simultaneously.
 {{semi-stub}}
 [[Category: PDP-11 Processors]]

← Older revision		Revision as of 15:00, 1 November 2018
Line 7:		Line 7:
	{{semi-stub}}		{{semi-stub}}

−	[[Category: PDP-11 Processors}]]	+	[[Category: PDP-11 Processors]]

← Older revision		Revision as of 14:59, 1 November 2018
Line 7:		Line 7:
	{{semi-stub}}		{{semi-stub}}

−	[[Category: PDP-11 Processors}}	+	[[Category: PDP-11 Processors}]]

@@ Line 1: / Line 1: @@
-The '''KEF11-B''' is an option for some [[Central Processing Unit|CPU]] [[printed circuit board|boards]] which use the [[F-11 chip set]]; it implements the [[PDP-11 Commercial Instruction Set]].
+[[Image:KEF11-B.jpg|250px|thumb|right|KEF11-B chip]]
-It consists of six [[integrated circuit|chips]] containing additional [[microcode]], on a large carrier. Due to its large size, not all the [[KDF11 CPUs]] can use it; the [[KDF11-A CPU]] is too small to hold it.
+The '''KEF11-B CIS chip''' is an option for some [[PDP-11]] [[Central Processing Unit|CPU]] [[printed circuit board|boards]] which use the [[F-11 chip set]]; it implements the [[PDP-11 Commercial Instruction Set]].
 {{semi-stub}}

← Older revision	Revision as of 13:41, 1 November 2018
(No difference)