LSI-11 Bus interface chips - Revision history

Jnc: /* External links */ +Microcomputer Products Handbook

2023-07-12T22:40:49Z

‎External links: +Microcomputer Products Handbook

Jnc: typo

2023-05-18T13:57:34Z

typo

Jnc: assign to new cat

2022-04-19T01:38:24Z

assign to new cat

Jnc: A bit stubby, but a start

2021-11-19T04:56:54Z

A bit stubby, but a start

New page

The '''LSI-11 Bus interface chips''' were a set of custom [[integrated circuit|chips]] produced by [[Digital Equipment Corporation|DEC]] for use in [[device controller]]s for the [[QBUS]]; some were also used in [[main memory]] and [[Central Processing Unit|CPU]] cards. Physically, they were 18- and 20-pin [[Dual Inline Package|DIPs]] (DC003 - 18; the others are 20).

* DCOO3 - Dual-[[Interrupt]] Logic ([[DEC part number]] 19-12730-00)
* DCOO4 - Register Selector (Protocol) Logic (19-12729-00)
* DCOO5 - Quad Bus Transceiver (19-13040-00) - includes [[address]] matching and [[interrupt vector]] transmission
* DC006 - Word Count/Bus Address Logic (19-14035-00)
* DC010 - [[Direct Memory Access]] Logic (19-14038-00)
* DC021 - Octal Bus Transceiver (19-19015-00)

==Details==

The DZV11 technical manual (below) includes detailed descriptions of many of the LSI-11 Bus interface chips in Appendix A, 'IC Descriptions'.

{{semi-stub}}

==External links==

* [http://www.bitsavers.org/pdf/dec/qbus/Chipkit_Users_Manual_1982.pdf chipkit users manual: LSI-11 Bus Interface Chips and Accessories] 
* [http://www.bitsavers.org/pdf/dec/internal/Semiconductor_Handbook_V1_1987.pdf DEC Semiconductor Databook, Volume 1], pp. 763-818; 833-844 (4-213–4-268; 4-283–4-294)
* [http://www.bitsavers.org/pdf/dec/qbus/EK-DZV11-TM-001_DZV11_Asynchronous_Multiplexer_Technical_Manual_Jun78.pdf DZV11 asynchronous multiplexer technical manual] (EK-DZV11-TM-001)

[[Category: QBUS]]
[[Category: Components]]

← Older revision		Revision as of 01:38, 19 April 2022
Line 21:		Line 21:

	[[Category: QBUS]]		[[Category: QBUS]]
−	[[Category: ~~Components~~]]	+	[[Category: Digital Equipment Corporation]]
		+	[[Category: Integrated Circuits]]

@@ Line 17: / Line 17: @@
 * [http://www.bitsavers.org/pdf/dec/qbus/Chipkit_Users_Manual_1982.pdf chipkit users manual: LSI-11 Bus Interface Chips and Accessories] <!-- also http://www.chdickman.com/qbus_ide/chipkit.pdf -->
 * [http://www.bitsavers.org/pdf/dec/internal/Semiconductor_Handbook_V1_1987.pdf DEC Semiconductor Databook, Volume 1], pp. 763-818; 833-844 (4-213&ndash;4-268; 4-283&ndash;4-294)
 * [http://www.bitsavers.org/pdf/dec/qbus/EK-DZV11-TM-001_DZV11_Asynchronous_Multiplexer_Technical_Manual_Jun78.pdf DZV11 asynchronous multiplexer technical  manual] (EK-DZV11-TM-001)

@@ Line 1: / Line 1: @@
 The '''LSI-11 Bus interface chips''' were a set of custom [[integrated circuit|chips]] produced by [[Digital Equipment Corporation|DEC]] for use in [[device controller]]s for the [[QBUS]]; some were also used in [[main memory]] and [[Central Processing Unit|CPU]] cards. Physically, they were 18- and 20-pin [[Dual Inline Package|DIPs]] (DC003 - 18; the others are 20).
-* DCOO3 - Dual-[[Interrupt]] Logic ([[DEC part number]] 19-12730-00)
+* DC003 - Dual-[[Interrupt]] Logic ([[DEC part number]] 19-12730-00)
-* DCOO4 - Register Selector (Protocol) Logic (19-12729-00)
+* DC004 - Register Selector (Protocol) Logic (19-12729-00)
-* DCOO5 - Quad Bus Transceiver (19-13040-00) - includes [[address]] matching and [[interrupt vector]] transmission
+* DC005 - Quad Bus Transceiver (19-13040-00) - includes [[address]] matching and [[interrupt vector]] transmission
 * DC006 - Word Count/Bus Address Logic (19-14035-00)
 * DC010 - [[Direct Memory Access]] Logic (19-14038-00)