Pipeline - Revision history

Jnc: Now that I think about it, not really a 'basic' concept

2018-12-15T13:49:33Z

Now that I think about it, not really a 'basic' concept

Jnc: better cat

2018-12-14T21:55:24Z

better cat

Jnc: +cat

2018-12-13T03:09:02Z

+cat

Jnc: Proper cat, +links

2018-10-20T16:19:01Z

Proper cat, +links

Jnc: Clearer

2018-04-20T16:21:18Z

Clearer

Jnc: A start

2018-04-20T13:46:31Z

A start

New page

A '''pipeline''' is a way of arranging the internal circuitry in a [[Central Processing Unit|CPU]] to increase the processing speed of that CPU. It organizes the processing of an [[instruction]] into several discrete stages, and then allows each stage to be occupied simultaneously by different instructions.

Thus, while the time to execute a ''particular'' instruction, from beginning to end, is the basic clock rate times the number of pipeline stages, each clock tick will generally see the completion of the execution of ''an'' instruction. (The caveat is because in complex CPUs, execution is sometimes 'stalled' for various reasons.)

{{stub}}

← Older revision		Revision as of 13:49, 15 December 2018
Line 5:		Line 5:
	{{semi-stub}}		{{semi-stub}}

−	[[Category: CPU ~~Basics‎‎~~]]	+	[[Category: CPU Hardware]]

← Older revision		Revision as of 21:55, 14 December 2018
Line 5:		Line 5:
	{{semi-stub}}		{{semi-stub}}

−	[[Category: ~~Hardware~~ Basics‎‎]]	+	[[Category: CPU Basics‎‎]]

@@ Line 1: / Line 1: @@
-A '''pipeline''' is a way of arranging the internal [[logic]] in a [[Central Processing Unit|CPU]] to increase the processing capacity of that CPU. It organizes the processing of an [[instruction]] into several discrete stages, and then allows each stage to be occupied simultaneously by different instructions.
+A '''pipeline''' is a way of arranging the internal [[logic]] in a [[Central Processing Unit|CPU]] to increase the processing capacity of that CPU. It organizes the processing of an [[instruction]] into several discrete sequential stages, and then allows each stage to be occupied simultaneously by different instructions.
 Thus, while the time to execute a ''particular'' instruction, from beginning to end, is the basic [[clock]] rate times the number of pipeline stages, each clock tick will generally see the completion of the [[execute|execution]] of ''an'' instruction. (The caveat is because in complex CPUs, execution of an instruction is sometimes 'stalled' for various reasons.)
 {{semi-stub}}

@@ Line 1: / Line 1: @@
-A '''pipeline''' is a way of arranging the internal circuitry in a [[Central Processing Unit|CPU]] to increase the processing capacity of that CPU. It organizes the processing of an [[instruction]] into several discrete stages, and then allows each stage to be occupied simultaneously by different instructions.
+A '''pipeline''' is a way of arranging the internal [[logic]] in a [[Central Processing Unit|CPU]] to increase the processing capacity of that CPU. It organizes the processing of an [[instruction]] into several discrete stages, and then allows each stage to be occupied simultaneously by different instructions.
-Thus, while the time to execute a ''particular'' instruction, from beginning to end, is the basic clock rate times the number of pipeline stages, each clock tick will generally see the completion of the execution of ''an'' instruction. (The caveat is because in complex CPUs, execution of an instruction is sometimes 'stalled' for various reasons.)
+Thus, while the time to execute a ''particular'' instruction, from beginning to end, is the basic [[clock]] rate times the number of pipeline stages, each clock tick will generally see the completion of the [[execute|execution]] of ''an'' instruction. (The caveat is because in complex CPUs, execution of an instruction is sometimes 'stalled' for various reasons.)
-{{stub}}
+{{semi-stub}}