Difference between revisions of "F-11 chip set"

From Computer History Wiki
Jump to: navigation, search
(move content to kef11-A page)
(KEF11-B details)
(14 intermediate revisions by the same user not shown)
Line 1: Line 1:
The '''F-11 chip set''' (code-named 'Fonz') was [[DEC]]'s second microprocessor implementation of the [[PDP-11 architecture]]. It was used in the [[KDF11 CPUs]].
+
[[Image:m8186.jpg|250px|thumb|right|F-11 chip set on a [[KDF11-A CPU|KDF11-A]]]]
  
The main CPU was implemented in two chips (carried on a single DIP carrier): the data paths chip (DC302, DEC part # 21-15541-Ax, where x is a capital letter giving the revision; B is the most common, although C has been seen), which contains the registers, ALU, etc; and the control chip (DC303, DEC part # 23-001C7-Ax, although only the A revision has been seen), which contains microcode and a small amount of miscellaneous logic.
+
The '''F-11 chip set''' (code-named 'Fonz') was [[DEC]]'s second [[microprocessor]] implementation of the [[PDP-11 architecture]]. It was used in the [[KDF11 CPUs]]. The main [[Central Processing Unit|CPU]] was implemented in two [[integrated circuit|chips]] (carried on a single [[Dual Inline Package|DIP]] carrier).
  
Unlike the first microprocessor implementation (the [[LSI-11]]), the F-11 chip set implemented the full [[PDP-11 architecture]], including the optional [[KTJ11-A memory management chip]] which implemented standard [[PDP-11 Memory Management]], and the optional [[KEF11-A floating point chip]] which implemented the [[FP11 floating point|FP11]]-compatible f[[floating point]].
+
Unlike the first microprocessor implementation (the [[LSI-11]]), the full F-11 chip set implemented the full PDP-11 architecture, including the optional [[KTF11-A memory management chip]] which implemented standard [[PDP-11 Memory Management]], and the optional [[KEF11-A floating point chip]] which implemented the [[FP11 floating point|FP11]]-compatible [[floating point]].
  
(The KEF11-A requires the KTJ11-A, since the floating point registers are actually in the KTJ11-A; probably because the KEF11-A is microcode, and there aren't enough pins for both the data bus, and the microcode bus.) There is also a 6-chip carrier implementing the PDP-11 Commercial Instruction Set (CIS).
+
(The KEF11-A requires the KTF11-A, since the floating point [[register]]s are actually in the KTF11-A. The reason why is not known; although the KEF11-A is [[microcode]], there are enough pins for both the data [[bus]], and the microcode bus.)
  
The KTJ11-A chip was the DC304, DEC part # 21-15542-0n (where n is a digit giving the revision; 0 and 1 have been seen).
+
There is also a double-width 6-chip carrier, the [[KEF11-B CIS chip]], which implements the [[PDP-11 Commercial Instruction Set]] (CIS); not all KDF11 CPUs can hold this, though.
 +
 
 +
==Chip versions==
 +
 
 +
The data paths chip is the DC302, [[DEC part numbers‎‎|DEC part #]] 21-15541-Ax, where x is a capital letter giving the revision (B is the most common, although C has been seen), which contains the registers, [[Arithmetic logic unit|ALU]], etc. The control chip is the DC303, DEC part # 23-001C7-Ax (only the A revision has been seen), which contains microcode and a small amount of miscellaneous logic. The carrier as a whole has the DEC part # 57-00000-01-A1 or 57-00000-02 (the latter with the -AC revision of the data paths chip).
 +
 
 +
==ODT limitations==
 +
 
 +
The F-11 chip set includes microcode which provides 'front panel' functionality named '[[QBUS CPU ODT|ODT]]'; the ability to read and write to [[main memory]], start the processor, etc. However, the original version of the KDF11-A only supported 18-bit [[address]]ing, and even though later versions supported 22-bit addressing, ODT in the KDF11's was always limited to 18-bit addressing: i.e. it is impossible to interact with memory above 256 Kbytes from ODT.
 +
 
 +
The later [[KDJ11 CPUs]] do not have this limitation.
  
 
==External links==
 
==External links==
  
 
* [http://simh.trailing-edge.com/semi/f11.html F-11 (1979)]
 
* [http://simh.trailing-edge.com/semi/f11.html F-11 (1979)]
 
{{stub}}
 
  
 
{{PDP-11}}
 
{{PDP-11}}
  
[[Category:DEC processors]]
+
[[Category:PDP-11 Processors]]

Revision as of 21:29, 2 February 2021

F-11 chip set on a KDF11-A

The F-11 chip set (code-named 'Fonz') was DEC's second microprocessor implementation of the PDP-11 architecture. It was used in the KDF11 CPUs. The main CPU was implemented in two chips (carried on a single DIP carrier).

Unlike the first microprocessor implementation (the LSI-11), the full F-11 chip set implemented the full PDP-11 architecture, including the optional KTF11-A memory management chip which implemented standard PDP-11 Memory Management, and the optional KEF11-A floating point chip which implemented the FP11-compatible floating point.

(The KEF11-A requires the KTF11-A, since the floating point registers are actually in the KTF11-A. The reason why is not known; although the KEF11-A is microcode, there are enough pins for both the data bus, and the microcode bus.)

There is also a double-width 6-chip carrier, the KEF11-B CIS chip, which implements the PDP-11 Commercial Instruction Set (CIS); not all KDF11 CPUs can hold this, though.

Chip versions

The data paths chip is the DC302, DEC part # 21-15541-Ax, where x is a capital letter giving the revision (B is the most common, although C has been seen), which contains the registers, ALU, etc. The control chip is the DC303, DEC part # 23-001C7-Ax (only the A revision has been seen), which contains microcode and a small amount of miscellaneous logic. The carrier as a whole has the DEC part # 57-00000-01-A1 or 57-00000-02 (the latter with the -AC revision of the data paths chip).

ODT limitations

The F-11 chip set includes microcode which provides 'front panel' functionality named 'ODT'; the ability to read and write to main memory, start the processor, etc. However, the original version of the KDF11-A only supported 18-bit addressing, and even though later versions supported 22-bit addressing, ODT in the KDF11's was always limited to 18-bit addressing: i.e. it is impossible to interact with memory above 256 Kbytes from ODT.

The later KDJ11 CPUs do not have this limitation.

External links