Difference between revisions of "KA650 CPU"

From Computer History Wiki
Jump to: navigation, search
(change template to new VAX CPU infobox template.)
(Added some additional basic information on the construction of the CPU on the KA650 module.)
Line 31: Line 31:
 
| VUPs = 2.7 [[#ref_2|[2]]]
 
| VUPs = 2.7 [[#ref_2|[2]]]
 
}}
 
}}
 +
 +
The KA650 CPU module is a quad-height [[QBUS]] [[VAX]] CPU produced by [[DEC]]. [[#ref_4|[4]]]
 +
 +
The KA650 is implemented using the [[CVAX]] with floating point instruction support provided by the [[CFPA]] and main memory control provided by [[CMCTL]].
  
 
== References ==
 
== References ==

Revision as of 22:16, 23 November 2019


KA650
Summary
OS support (VMS): V4.7A or later
OS support (ULTRIX): ULTRIX V2.2
CPU Details
CPU name (VMS): KA650
CPU module: KA650
Module: M7620 [3]
Number of processors: 1
VMS DCL CPU: 10
VMS DCL XCPU: 1
SID: 0A000005
XSID: 01530101
CPU chip: 78034 (CVAX) [1]
FPU chip: 78132
CPU technology: CMOS
CPU cycle time: 90ns [4]
Instruction-buffer: 12 bytes [1]
Translation-buffer: 28 entries [1]
Cache: 1KB (90ns) [1]
Backup cache: 64KB (180ns longword, 270ns quadword) [4]
Compatibility mode: No
Console processor: CPU
Console device: None
Firmware version: V5.3
Console speed: 300 to 38400
Memory
Minimum memory: 8MB
Maximum memory: 64MB
Memory checking: 32 + 7 bit ECC [4]
Memory cycle: 450ns longword, 720ns quadword [4]
I/O
Q-bus: 1 @ 3.3MB/s
Performance
VUPs: 2.7 [2]


The KA650 CPU module is a quad-height QBUS VAX CPU produced by DEC. [4]

The KA650 is implemented using the CVAX with floating point instruction support provided by the CFPA and main memory control provided by CMCTL.

References

[1] "CVAX-based Systems", Digital Technical Journal, Vol 1 No 7, August 1988.
[2] VAXcluster Systems. Guidelines for VAXCluster System Configurations. EK-VAXCT-CG-006
[3] Field Maintenance Print Set: 650QS Pedestal, BA213. MP-02538-01
[4] KA650 CPU Module Technical Manual. EK-KA650-UG.003