KD11-E CPU

From Computer History Wiki
Revision as of 02:38, 1 July 2017 by Jnc (talk | contribs) (Jnc moved page KD11-E to KD11-E CPU: consistentnaming)
Jump to: navigation, search

The KD11-E CPU was the first CPU version for the PDP-11/34; it consisted of two hex boards, the M7265 Data Paths module and the M7266 Control module.

Although it supported the KY11-LB Programmer's Console, including the maintainence functionality which allow the CPU's microcode to be single-stepped, it did not support the FP11-A floating point unit or the KK11-A cache; a system needed the upgraded KD11-EA for that.

KY11-LB Interface

The interface to the KY11-LB is carried over two 10-wire cables connected to Berg headers (denominated J1 and J2) on the Mx266 module; these carried the micro-PC (from the CPU), and 'Manual Clock Enable' and 'Manual Clock' lines. The pinout is:

J1:

  1. Micro-PC 04
  2. Micro-PC 01
  3. Micro-PC 02
  4. Micro-PC 03
  5. Manual Clock Enable
  6. Micro-PC 00
  7. Micro-PC 05
  8. Micro-PC 06
  9. Micro-PC 07
  10. Manual Clock

J2:

  1. Micro-PC 08