Difference between revisions of "MB20 core memory"
(Basics - still trying to understand interleaving) |
(+interleaving details) |
||
| Line 1: | Line 1: | ||
The '''MB20''' was a [[core memory|core]] [[main memory]] system for the later [[PDP-10]]s, principally the mid-period [[KL10]]. An MB20 contained up to four memory controllers, each with up to four 32KW storage modules, for a maximum of 512KW; [[parity]] is provided to protect the memory contents. The [[access time]] is 1.04 µseconds, and the [[cycle time]] is 1.92 µseconds (both for the first [[word]] in a 4-word block, using four-way [[interleaving]]). | The '''MB20''' was a [[core memory|core]] [[main memory]] system for the later [[PDP-10]]s, principally the mid-period [[KL10]]. An MB20 contained up to four memory controllers, each with up to four 32KW storage modules, for a maximum of 512KW; [[parity]] is provided to protect the memory contents. The [[access time]] is 1.04 µseconds, and the [[cycle time]] is 1.92 µseconds (both for the first [[word]] in a 4-word block, using four-way [[interleaving]]). | ||
| − | It connected to the so-called internal memory bus, the S-Bus | + | It connected to the KL10's so-called internal memory bus, the S-Bus; controllers 0 and 1 are connected to S-Bus 0, and controllers 2 and 3 to S-Bus 1. For interleaving, each controller is configured as to which addresses (out of the 4 in an S-Bus block) it will respond to; both 2-way and 4-way interleaving require contollers to be set to 'odd' or 'even'. |
[[Category: PDP-10 memories]] | [[Category: PDP-10 memories]] | ||
Revision as of 02:47, 24 March 2019
The MB20 was a core main memory system for the later PDP-10s, principally the mid-period KL10. An MB20 contained up to four memory controllers, each with up to four 32KW storage modules, for a maximum of 512KW; parity is provided to protect the memory contents. The access time is 1.04 µseconds, and the cycle time is 1.92 µseconds (both for the first word in a 4-word block, using four-way interleaving).
It connected to the KL10's so-called internal memory bus, the S-Bus; controllers 0 and 1 are connected to S-Bus 0, and controllers 2 and 3 to S-Bus 1. For interleaving, each controller is configured as to which addresses (out of the 4 in an S-Bus block) it will respond to; both 2-way and 4-way interleaving require contollers to be set to 'odd' or 'even'.
