Difference between revisions of "Interrupt vector"
From Computer History Wiki
(Stubby, but a good start) |
m (+cat) |
||
| (One intermediate revision by the same user not shown) | |||
| Line 3: | Line 3: | ||
The location may contain an [[instruction]] (as in the [[PDP-10]]), or it may contain the address of the [[code]] which handles the interrupt (as in the [[PDP-11]]). | The location may contain an [[instruction]] (as in the [[PDP-10]]), or it may contain the address of the [[code]] which handles the interrupt (as in the [[PDP-11]]). | ||
| − | {{stub}} | + | {{semi-stub}} |
| + | |||
| + | [[Category: CPU Basics]] | ||
Latest revision as of 15:30, 15 December 2018
An interrupt vector is the main memory address which controls where the CPU jumps to when an interrupt happens. (Interrupts, more or less by definition, cause the CPU to immediately stop what it is doing, and go do something else.) Traps are usually handled in the same way, since they break into what the CPU is doing.
The location may contain an instruction (as in the PDP-10), or it may contain the address of the code which handles the interrupt (as in the PDP-11).
