Difference between revisions of "MF20 MOS memory"
m (typo, order) |
(ref MG20) |
||
| Line 3: | Line 3: | ||
The [[access time]] is .80 µseconds at the [[Central Processing Unit|CPU]], and the [[cycle time]] is 1.00 µseconds (both for the first [[word]] in a 4-word block). <!-- Refresh time is 570 nsec (typical; 610 nsec maximum); the time for a complete refresh pass is 14.5 μsec (typical), 13.5 μsec (minimum). --> [[Error-correcting code|ECC]] is provided to protect the memory contents. The MF20 connected to the KL10's ugraded internal memory bus, the X-Bus. | The [[access time]] is .80 µseconds at the [[Central Processing Unit|CPU]], and the [[cycle time]] is 1.00 µseconds (both for the first [[word]] in a 4-word block). <!-- Refresh time is 570 nsec (typical; 610 nsec maximum); the time for a complete refresh pass is 14.5 μsec (typical), 13.5 μsec (minimum). --> [[Error-correcting code|ECC]] is provided to protect the memory contents. The MF20 connected to the KL10's ugraded internal memory bus, the X-Bus. | ||
| − | The sizes above are with 16Kx1 [[integrated circuit|chips]]; the manual says that 64Kx1 chips would be supported, giving 1024KW for a group, but it's not clear if this was ever produced. | + | The sizes above are with 16Kx1 [[integrated circuit|chips]]; the manual says that 64Kx1 chips would be supported, giving 1024KW for a group, but it's not clear if this was ever produced; although perhaps this was later named the [[MG20 MOS memory]]. |
[[Category: PDP-10 memories]] | [[Category: PDP-10 memories]] | ||
Revision as of 16:48, 10 April 2021
The MF20 was a MOS DRAM main memory system for the later PDP-10s, principally the final KL10s (models KL10-E and KL10-R). An MF20 contained up to three storage groups, each with 256KW, for a maximum of 768KW; up to 4 MF20's could be connected to a single system, for a total of up to 3072KW.
The access time is .80 µseconds at the CPU, and the cycle time is 1.00 µseconds (both for the first word in a 4-word block). ECC is provided to protect the memory contents. The MF20 connected to the KL10's ugraded internal memory bus, the X-Bus.
The sizes above are with 16Kx1 chips; the manual says that 64Kx1 chips would be supported, giving 1024KW for a group, but it's not clear if this was ever produced; although perhaps this was later named the MG20 MOS memory.
