Difference between revisions of "DECstation 5000 Model 25"

From Computer History Wiki
Jump to: navigation, search
(Created from mips.yaml, last modified at 2017-07-30 19:23:57 +0100)
 
m (Manual cat)
 
(One intermediate revision by the same user not shown)
Line 24: Line 24:
  
 
{{Nav DECMIPS}}
 
{{Nav DECMIPS}}
 +
 +
[[Category: DEC MIPSen]]

Latest revision as of 14:15, 28 October 2024

DECstation 5000 Model 25

DECstation 5000 Model 25
CPU Details
CPU module: KN02-CC
Module: 54-20165-02
Number of processors: 1
CPU chip: R3000A [1]
FPU chip: R3010A [1]
CPU clock: 25MHz
Cache: 64KB-I/64KB-D
Memory
Minimum memory: 8MB:(on board)
Maximum memory: 40MB
I/O
TURBOchannel: 1 @ 50MB/s
BUS SCSI: 1 @ 5MB/s
LAN support: 1
Performance
SPECmarks: 19.1 [1]


References

[1] DECdirect Feb-Apr 1992.