Difference between revisions of "DECstation 5000 Model 120"

From Computer History Wiki
Jump to: navigation, search
(Created from mips.yaml, last modified at 2017-07-30 19:23:57 +0100)
 
(Manual cat)
 
(One intermediate revision by the same user not shown)
Line 21: Line 21:
  
 
{{Nav DECMIPS}}
 
{{Nav DECMIPS}}
 +
 +
[[Category: DEC MIPSen]]

Latest revision as of 13:04, 28 October 2024

DECstation 5000 Model 120

DECstation 5000 Model 120
CPU Details
Number of processors: 1
CPU chip: R3000A [1]
FPU chip: R3010 [1]
CPU clock: 20MHz [1]
Memory
Minimum memory: 8MB [1]
Maximum memory: 128MB [1]
Memory checking: Parity [1]
I/O
TURBOchannel: Yes [1]
BUS SCSI: Yes [1]
Performance
SPECmarks: 13.7 [1]


References

[1] DECdirect Aug-Oct 1991.