DECstation 5000 Model 150: Difference between revisions

From Computer History Wiki
Jump to navigationJump to search
Antonioc (talk | contribs)
Created from mips.yaml, last modified at 2017-07-30 19:23:57 +0100
 
m Manual cat
 
(One intermediate revision by the same user not shown)
Line 16: Line 16:


{{Nav DECMIPS}}
{{Nav DECMIPS}}
[[Category: DEC MIPSen]]

Latest revision as of 12:03, 28 October 2024

DECstation 5000 Model 150

DECstation 5000 Model 150
CPU Details
Number of processors: 1 [1]
Primary cache: 8KB-I/8KB-D [1]
Backup cache: 1MB [1]
Memory
Maximum memory: 128MB [1]
Performance
SPECmarks: 50 [1]


References

[1] DECstation 5000 Model 150 Operator's Guide. EK-4MMIN-OP.A01