Difference between revisions of "KEF11-A floating point chip"
From Computer History Wiki
m (typo) |
(add image) |
||
| Line 1: | Line 1: | ||
| + | [[Image:KEF11-A.jpg|thumb|right|250px|KEF11-A chip installed]] | ||
| + | |||
The '''KEF11-A floating point chip''' is an optional [[integrated circuit|chip]] for [[KDF11 CPUs|PDP-11 CPUs]] which use the [[F-11 chip set]]. It contains [[microcode]] to implement the [[FP11 floating point|FP11]]-compatible [[floating point]]. | The '''KEF11-A floating point chip''' is an optional [[integrated circuit|chip]] for [[KDF11 CPUs|PDP-11 CPUs]] which use the [[F-11 chip set]]. It contains [[microcode]] to implement the [[FP11 floating point|FP11]]-compatible [[floating point]]. | ||
Revision as of 15:49, 23 January 2019
The KEF11-A floating point chip is an optional chip for PDP-11 CPUs which use the F-11 chip set. It contains microcode to implement the FP11-compatible floating point.
The KEF11-A requires the KTF11-A memory management chip, since the floating point registers are actually in the KTF11-A (the reason why is unknown; although the KEF11-A is microcode, there are enough pins for both the data bus, and the microcode bus).
The KEF11-A is another dual carrier: the chips being DEC part # 23-002C7-AA and DEC part # 23-003C7-AA (only the A revision of both has been seen). The entire carrier is DEC part # 57-00001-01-A1 (although 57-00001-00 is occasionally seen - but with the same chip versions as the -01).
