Difference between revisions of "MB10 core memory"
From Computer History Wiki
(+addr) |
(+ port disable) |
||
| Line 1: | Line 1: | ||
| − | The ''' | + | The '''MB10''' was a [[main memory]] system for the early [[PDP-10]]s, principally the [[KA10]]. An MB10 contained 16KW, and had a [[cycle time]] of 1.65 µseconds. It connected to the so-called external memory bus of the 18-bit [[address]] form. |
| − | It was a [[multi-port memory]], with 4 ports per memory system: | + | It was a [[multi-port memory]], with 4 ports per memory system: each port can be independently disabled. The [[Central Processing Unit|CPU]] uses one port (in a [[multi-processor]] system, one per CPU); the others are used by [[channel]]s (such as a [[DF10 Data Channel|DF10]]) for [[mass storage]] such as [[disk]]s. |
Each port could be independently set for its address, and for two-way [[interleaving]] (using [[address]] bits 21 and 35). | Each port could be independently set for its address, and for two-way [[interleaving]] (using [[address]] bits 21 and 35). | ||
[[Category: PDP-10 memories]] | [[Category: PDP-10 memories]] | ||
Revision as of 03:15, 7 March 2019
The MB10 was a main memory system for the early PDP-10s, principally the KA10. An MB10 contained 16KW, and had a cycle time of 1.65 µseconds. It connected to the so-called external memory bus of the 18-bit address form.
It was a multi-port memory, with 4 ports per memory system: each port can be independently disabled. The CPU uses one port (in a multi-processor system, one per CPU); the others are used by channels (such as a DF10) for mass storage such as disks.
Each port could be independently set for its address, and for two-way interleaving (using address bits 21 and 35).
