Difference between revisions of "PDP-10 memories"
m (typo) |
(Better hi-level desc; config panels) |
||
| Line 1: | Line 1: | ||
| − | There were three generations of [[main memory]] [[bus]], and memory | + | '''PDP-10 memories''' were generally all [[multi-port memory]] units. The [[PDP-10]] [[Central Processing Unit|CPU]] used one port (one per CPU in [[multi-processor]] systems); the others are used by [[channel]]s for [[mass storage]], such as [[disk]]s. [[Interleaving]] was generally supported between units; usually in pairs, or sometimes groups of four. All the early ones were [[core memory|core]], and supported [[parity]] for [[error detection]]; later ones were [[Metal Oxide Semiconductor|MOS]] [[Dynamic RAM|DRAM]], and used [[Error-correcting code|ECC]] to protect the memory contents. |
| + | |||
| + | There were three generations of [[main memory]] [[bus]] (which ran sequentially through memory units to a [[terminator]]), and memory units to attach to them; the first two with the so-called external memory bus, in 18- and 22-bit [[address]] forms (for the [[KA10]], and [[KI10]] and early [[KL10]], respectively), and the last with the internal 'S-Bus' (for the later KL10s). (Memory for the [[KS10]], which was ''sui generis'', is not covered here.) | ||
There were minor differences between the two external bus types, requiring a [[KI10-M Memory Bus Adapter]] if 18-bit units are to be attached to a KI10. Similarly, 22-bit units can be attached to the S-Bus using a [[DMA20 Memory Bus Controller]]. | There were minor differences between the two external bus types, requiring a [[KI10-M Memory Bus Adapter]] if 18-bit units are to be attached to a KI10. Similarly, 22-bit units can be attached to the S-Bus using a [[DMA20 Memory Bus Controller]]. | ||
| − | The S-Bus (and a later version, the X-Bus, used with | + | The S-Bus (and a later version, the X-Bus, used with MOS 'internal' memory) performs memory transfers in blocks of up to four [[word]]s, so that four words can be read in any cycle; the block can start with any word within the block. The KL10 contains a pair of S-Busses, designated 0 and 1. |
| + | |||
| + | Most the memory units had a configuration panel which allowed ports to be enabled, and set the memory's address (often independently for each port); similarly, some level of interleaving could be set. | ||
==Memory systems== | ==Memory systems== | ||
| Line 27: | Line 31: | ||
* [[MG20 MOS memory|MG20]] | * [[MG20 MOS memory|MG20]] | ||
| − | The first two groups are all | + | The first two groups are all multi-port (generally 4 ports per memory system in the first group, and 8 in the second). The last group were for the later final KL10s (models KL10-E and KL10-R). All except the MF20 and MG20 were core. |
[[Category: PDP-10 memories]] | [[Category: PDP-10 memories]] | ||
Revision as of 04:37, 11 April 2021
PDP-10 memories were generally all multi-port memory units. The PDP-10 CPU used one port (one per CPU in multi-processor systems); the others are used by channels for mass storage, such as disks. Interleaving was generally supported between units; usually in pairs, or sometimes groups of four. All the early ones were core, and supported parity for error detection; later ones were MOS DRAM, and used ECC to protect the memory contents.
There were three generations of main memory bus (which ran sequentially through memory units to a terminator), and memory units to attach to them; the first two with the so-called external memory bus, in 18- and 22-bit address forms (for the KA10, and KI10 and early KL10, respectively), and the last with the internal 'S-Bus' (for the later KL10s). (Memory for the KS10, which was sui generis, is not covered here.)
There were minor differences between the two external bus types, requiring a KI10-M Memory Bus Adapter if 18-bit units are to be attached to a KI10. Similarly, 22-bit units can be attached to the S-Bus using a DMA20 Memory Bus Controller.
The S-Bus (and a later version, the X-Bus, used with MOS 'internal' memory) performs memory transfers in blocks of up to four words, so that four words can be read in any cycle; the block can start with any word within the block. The KL10 contains a pair of S-Busses, designated 0 and 1.
Most the memory units had a configuration panel which allowed ports to be enabled, and set the memory's address (often independently for each port); similarly, some level of interleaving could be set.
Memory systems
18-bit external:
22-bit external:
Internal:
The first two groups are all multi-port (generally 4 ports per memory system in the first group, and 8 in the second). The last group were for the later final KL10s (models KL10-E and KL10-R). All except the MF20 and MG20 were core.
