KEF11-B CIS chip: Difference between revisions
From Computer History Wiki
Jump to navigationJump to search
m typo |
m Argh!!! |
||
| Line 7: | Line 7: | ||
{{semi-stub}} | {{semi-stub}} | ||
[[Category: PDP-11 Processors | [[Category: PDP-11 Processors]] | ||
Revision as of 15:00, 1 November 2018
The KEF11-B CIS chip is an option for some PDP-11 CPU boards which use the F-11 chip set; it implements the PDP-11 Commercial Instruction Set.
It consists of six chips containing additional microcode, on a large dual carrier. Due to its large size, not all the KDF11 CPUs can use it and the KEF11-A floating point chip at the same time; the KDF11-A CPU is too small to hold them both simultaneously.
