Difference between revisions of "PDP-10 memories"
From Computer History Wiki
(list them all, to start) |
m (typo) |
||
| Line 1: | Line 1: | ||
| − | There were three generations of [[main memory]] systems for the [[PDP-10]]; the first two with the so-called external memory bus, in 18- and 22-bit [[address]] forms (for the [[KA10]]. and [[KI10]]and early [[KL10]], respectively), and the internal 'S-bus' (for the later KL10). (Memory for the [[KS10]], which was ''sui generis'', is not covered here.) | + | There were three generations of [[main memory]] systems for the [[PDP-10]]; the first two with the so-called external memory bus, in 18- and 22-bit [[address]] forms (for the [[KA10]]. and [[KI10]] and early [[KL10]], respectively), and the internal 'S-bus' (for the later KL10). (Memory for the [[KS10]], which was ''sui generis'', is not covered here.) |
18-bit external: | 18-bit external: | ||
Revision as of 04:23, 5 March 2019
There were three generations of main memory systems for the PDP-10; the first two with the so-called external memory bus, in 18- and 22-bit address forms (for the KA10. and KI10 and early KL10, respectively), and the internal 'S-bus' (for the later KL10). (Memory for the KS10, which was sui generis, is not covered here.)
18-bit external:
22-bit external:
Internal:
The first two groups are all multi-port memory (generally 4 ports per memory system); the CPU uses one port, the others are used by channels for mass storage such as disks.
