PDP-10 memories: Difference between revisions
From Computer History Wiki
Jump to navigationJump to search
m typo |
No MC10 |
||
| Line 5: | Line 5: | ||
* [[MA10 core memory|MA10]] | * [[MA10 core memory|MA10]] | ||
* [[MB10 core memory|MB10]] | * [[MB10 core memory|MB10]] | ||
* [[MD10 core memory|MD10]] | * [[MD10 core memory|MD10]] | ||
Revision as of 03:50, 5 March 2019
There were three generations of main memory systems for the PDP-10; the first two with the so-called external memory bus, in 18- and 22-bit address forms (for the KA10. and KI10 and early KL10, respectively), and the internal 'S-bus' (for the later KL10). (Memory for the KS10, which was sui generis, is not covered here.)
18-bit external:
22-bit external:
Internal:
The first two groups are all multi-port memory (generally 4 ports per memory system); the CPU uses one port, the others are used by channels for mass storage such as disks.
