Difference between revisions of "MicroNote"

From Computer History Wiki
Jump to: navigation, search
(Add first set; various tweaks)
m (Original set: +date on #56)
Line 118: Line 118:
 
| 055 || 12/28/78 || LSI-11 vs. LSI-l1/23 Bus Timing
 
| 055 || 12/28/78 || LSI-11 vs. LSI-l1/23 Bus Timing
 
|-
 
|-
| 056 ||   || DLV11-J Cabling
+
| 056 || 12/29/78 || DLV11-J Cabling
 
|-
 
|-
 
| 057 || 12/29/78 || Location of W13 on the BDV11
 
| 057 || 12/29/78 || Location of W13 on the BDV11

Revision as of 15:35, 25 July 2024

MicroNotes (originally spelt μnote) were a series of short, very detailed notes on complex technical issues from DEC; primarily about hardware, but some were about software. They were mostly about QBUS PDP-11's, their bus, and its devices; but a few of the last ones were about QBUS VAX systems.

There were two different and almost totally independent sets (there is a small amount of overlap between the end of the first set, and the start of the second); an original set, and a second set, labelled "OEM MicroNotes".

Original set

This set notionally contained 111, but the re-print set (below) apparently contains ones up through 116.

Number Title Date
001 4/1/77 Battery Backup
002   REV11 PROM Chips
003   Macro & Assembl on the 11V03
004   4K RAM in Bank 0
005 5/2/77 IEEE Bus Sub-specs
006   Correct MU BASIC Language Manual
007   Memory in LSI-11 and 11/03 Systems
008   DMA Devices in LSI-11 Systems
009 6/6/77 Hex and Quad Hold-down Bracket for LSI-11 Systems
010A 6/7/77 Power Supply for H909C
011 6/8/77 LSI-11 Halting During Interrupt Cycle
012 7/11/77 LSI-11 Bus Theory of Operation
013 8/2/77 Installing APL-11 on 11V03 and 11T03
014 9/28/77 Correct Input Parameters for the QJV11 PROM Formatting Program
015 11/21/77 Power Sequencing for the KD11-HA Module
017 11/28/77 LSI-11/2 Processor Clock
018 11/28/77 DR11-C vs. DRV11
019 11/29/77 EIA RS-422 and RS-423
020 11/30/77 9 x 6 Slot Backplane Documentation Error
021 12/5/77 Comparison of Data Transmission Techniques
022   MRV11-BA New Feature
023 12/16/77 Using the MSV11-D 30K Option
024   Async., Serial Line Unit Comparisons
024A 10/13/78 Async., Serial Line Unit Comparisons
025 21/21/77 Configuring Memory Systems with MSV11-D RAM & PROM
026 1/4/78 Micro Backplane Mechanical Mounting Guidelines
027A 1/25/78 PROM Chips Available Under Part #MRV11-AC
028 2/2/78 Extended Memory for the LSI-11
029 1/12/78 Using the MRV11-AA for a Bootstrap ROM
030   SRUN Signal
032 2/3/78 Extended Bus Time-out Logic
033 2/24/78 Cables for DLV11, DLV11-E, DLV11-F
034 3/2/78 Configuring a 3-box 11/03 System
035 4/4/78 PROM Programming
036 5/16/78 Core Memory in 11/03-L Backplane
037 5/30/78 C-D Interconnect Scheme
038 6/13/78 Diagnostics for 30K Memories on LSI-11's
039 6/27/78 DMA Request/Grant Timing
040 6/27/78 Patches for BASIC/PITS on LSI-11
041 7/5/78 New Functions for BDV11-AA Boot
042 7/17/78 Removing Modules from "Live" Backplanes
043 7/19/78 Backplanes for the RLV11 (RL01)
044 7/26/78 Console ODT "L" Command on 30K Systems
045   Mounting LSI-11/2 Modules on the Eurocard
046A 12/27/78 DLV11-F Replacement for the DLV11
047 12/19/78 Incompatibility Between the REV11 and the LSI-11/23
048 12/20/78 LSI-11/23 Instruction Timing (Preliminary)
049 12/22/78 System Differences - LSI-11 vs. LSI-11/23
050 12/29/78 Micro ODT Differences - LSI-11 vs. LSI-11/23
051 12/22/78 Digital Supported PROM's
052 12/27/78 Parity Memory in LSI-11/23 Systems
053 12/27/78 PDP-11 Family Differences
054 12/27/78 MXV11 Configuration
055 12/28/78 LSI-11 vs. LSI-l1/23 Bus Timing
056 12/29/78 DLV11-J Cabling
057 12/29/78 Location of W13 on the BDV11
058 1/2/79 Configuring Memory for LSI-11 Systems with More Than 64K Bytes
059 1/4/79 LSI-11/23 Four-Level Interrupts
060 3/1/79 Maximum Configuration of DLV11-J Modules
061 2/2/79 Programming the MRV11-C
062A 6/14/79 Bootstraps for TU58, RL01, RK05, RX02, RX01
063 3/19/79 RL01 Type-in Bootstrap
063A   RL01 Type-in Bootstrap
064 4/3/79 DLV11-J I/O Page Address Problem Report
064A   DLV11-J I/O Page Address Problem Report
065 6/4/79 Bootstrap for RX02
065A   Bootstrap for RX02
066 6/8/79 11/23 Floating Point Compatibility
067A 8/16/79 DLV11-J Receiver Chip Problem
067B   DLV11-J Receiver Chip Problem
068 7/3/79 Microcomputer Module Environmental Considerations
069 6/21/79 18-bit DMA with Chipkits
070 6/22/79 LSI-11 vs. LSI-11/23 Transaction Differences
071 7/5/79 Expanding BA11-MA And BA11-NC Based Systems
072 7/12/79 Peripheral Compatibility with 11/23 Systems
073 7/5/79 TU58 Cabling
074 7/5/79 MXV11-AA, -AC Cabling
075 7/18/79 MXV11-A2 Bootstrap Error Halts
076   DLV11-F Current Loop Problem
077 8/10/79 Summary of Bootstrap Sources
078 8/2/79 LSI-11/23 Processor Differences
079 8/13/79 The LSI-11/23 and the LSI-11/2 Buses are the Same
080A 10/29/79 LSI-11/23 I/O Page Addressing
081 8/23/79 Use of Recommended Diskettes
082 8/27/79 Handlers for Serial Line Printers
083 9/5/79 Alternate Clock Frequencies for the MXV11
084 10/11/79 Improved DLV11-F
085 10/29/79 Wake-up Circuit Implementations
086 1/9/80 Interfacing to the TU58 w/o Break
087 12/18/79 Type-in Bootstrap for TU58
088 1/4/80 RT-11 V3B FB Monitor and TUS8's
089 3/4/80 Standalone Problem Loader
090 4/17/80 Using the BAll-VA in Small Systems
091 4/29/80 Using the MXV11-A2 Bootstrap on the MRV11-C
092 5/8/80 Two Potential Problems with the RXV21
093 5/12/80 User Written System Tasks Under RT-11 V4
094A 5/13/80 RL02 Support by Digital Software
095 5/19 VTI03 Applications for Unusual Baud Rates
096 6/6/80 TU58 Tips
097 5/5/80 TUS8 Tape Format and Addressing Modes
098 5/19/80 11/23 & 11/03 RL01 Based Packaged System Expansion
099 8/15/80 RL02 Bootstrap Failures Using BDV11
100 11/13/80 Upgrades for PB11
101 1/26/81 TU58 System Power Problem
102 1/14/81 MMU Configuration Jumpers
103 9/30/81 Creating a Diagnostics DECTAPE II Under XXDP+
104 12/3/81 11/23 ECO Status
105 2/3/81 MXV11 Bootstrap Problems
106 4/29/81 MXV11 Functionality
107 7/16/81 22-Bit Addressing for DMA Chipkit Users
108 1/5/82 ADV11-A, AAV11-A, KWV11-A vs. ADV11-C, KWV11-C, AAV11-C Differences
109 4/13/82 Using the Falcon SBC-11/21 in a Standalone Environment
110 4/13/82 MUL, DIV, and ASH Instruction for the Falcon SBC-l1/21
111 5/4/82 Differences Between MSVI1-L and MSV11-P Memories
112 2/17/83 18-bit RXV21 in 22-bit LSI-11 RSX-11M V4.0
113 6/1/83 Block Mode DMA
114 11/28/83 Compatible Bootstrap for the LSI-11/73
115 11/28/83 LSI-11/73 Upgrade Paths
R12 8/10/82 Expanding into a BA11-SA Box

(Ones with a blank date in the table are not reproduced in the scanned version linked below.)

OEM set

This set notionally contained only 41 (as listed in the re-printed collection, below), but 44 are available online (below).

Number Title Date
001 13-Apr-82 MUL, DIV, & ASH Instruction for the FALCON and the FALCON-PLUS
002 01-Jun-83 Block Mode DMA
003 28-Nov-83 Compatible Bootstrap for the LSI-11/73
004 28-Nov-83 LSI-11/73 Upgrade Paths
005 23-Apr-84 Q22 Compatible Options
006 23-Apr-84 Differences Between the LSI-11/73 and LSI-11/23
007 01-May-84 User Defined Memory Maps for the FALCON and the FALCON-PLUS
008 22-Jun-84 Memory Management and the LSI-11/73
009 02-Jul-84 Cache Concepts and the LSI-11/73
010 27-Jul-84 MicroVAX I/O Programming
011 04-0ct-84 LSI-11/73 Advanced Memory Management
012 09-0ct-84 OMA on the Q-bus
013 09-0ct-84 Run-time System Performance Evaluation Using MicroPower/Pascal V 1.5
014 16-0ct-84 Using Fortran Routines In A VAXELN/pascal Environment
015 16-0ct-84 Q-bus Hardware Bootstrap
016 16-0ct-84 KXT11-CA Software Development Tools
017 19-Nov-84 LSI-11/23 ECO History
018 28-Dec-84 Programming the KXT11-CA DMA Controller
019 10-Jan-85 Disabling RAM on the MXV11-BF
020 10-Jan-85 Differences between the MXV11-A and MXV11-B
021 10-Jan-85 Floating Point Consideration on MicroVAX I
022 28-Apr-85 Differences Between the MicroVAX I and MicroVAX II CPUs
023 28-Apr-85 MicroVAX I to MicroVAX II Upgrade Issues
024 28-Apr-85 MicroVAX Instruction Set Differences
025 28-Jun-85 FPJ11-AA Compatibility with the LSI-11/73 (KDJ11-A)
026 28-Jun-85 The MicroVAX Multicomputing Capability
027 28-Jun-85 Using Messages with VAXELN
028 28-Jun-85 MSV11-Q/M/J Memory Comparisons
029 28-Jun-85 Q-bus Expansion Concepts
030 28-Jun-85 The Private Memory Interconnect between the KDJ11-B and the MSV11-J
031 28-Jun-85 MSV11-QA Revision Differences
032 28-Jun-85 KXT11-C Parallel I/O Programming
033 28-Jun-85 System Configuration of DL-type Devices
034 19-Jul-85 Programming the KXT11-C Multiprotocal SLU
035 19-Jul-85 Backplane Expansion/Termination
036 19-Jul-85 MicroVMS Revealed
037 19-Jul-85 In Search of NanoVMS
038 26-Jul-85 DECnet Downline Loading
039 08-Aug-85 Differences between KDJ11-A and KDJ11-B
040 17-Sep-85 FPJ11 Theory of Operation
041 17-Sep-85 Device Ordering Chart for Q-bus Systems
042 20-May-86 Software Features Comparison
043 10-Jun-86 RQDX Controller Status/Information
044 10-Jun-86 VAX/VMS Realtime Programming

External links