Difference between revisions of "Super Foonly"
(Spinoffs were important, and made it not a failure) |
(→External links: Two links to Bitsavers.) |
||
| Line 10: | Line 10: | ||
* [http://pdp10.nocrew.org/cpu/f1-frontend.txt Dave Dyer on the Superfoonly] | * [http://pdp10.nocrew.org/cpu/f1-frontend.txt Dave Dyer on the Superfoonly] | ||
| + | * [https://bitsavers.org/pdf/foonly/SuperFoonly_Overview_Aug72.pdf FOONLY.BLB[F,AK] - Text file describing Foonly] | ||
| + | * [https://bitsavers.org/pdf/foonly/Poole_Super_Foonly_DECUS.pdf Dave Poole DECUS presentation - The Design of Super Foonly] | ||
[[Category: PDP-10s]] | [[Category: PDP-10s]] | ||
Revision as of 08:43, 7 November 2024
The Superfoonly was a project and computer design done at SAIL. The project goal was to make a PDP-10 compatible processor that was an order of magnitude faster than the existing KA10. The design phase was finished and projected to meet the goal, but at that point ARPA funding was cut. The design was never built, but it had several very significant spin-offs.
In one, to help do the design, SUDS was created; it was a pioneering CAD system that went on to have several very important descendants. In another, it also inspired DEC to build the KL10; the design was updated and somewhat simplified for the KL10.
The Superfoonly design was also updated and built by the newly-established Foonly, with III funding, to become the F-1. The F-1 was used to render some scenes in the movie TRON.
