Difference between revisions of "SC-40"
From Computer History Wiki
m (→External links: +SC40 from Paul Allen's collection) |
m (→External links: item page has multiple images) |
||
Line 24: | Line 24: | ||
* [http://bitsavers.org/pdf/compuserve/sc40/ SC-40 from CompuServe] - many photos | * [http://bitsavers.org/pdf/compuserve/sc40/ SC-40 from CompuServe] - many photos | ||
** [http://bitsavers.org/pdf/compuserve/sc40/sc-40_199710.txt SC-40 Computer Systems] | ** [http://bitsavers.org/pdf/compuserve/sc40/sc-40_199710.txt SC-40 Computer Systems] | ||
− | * [https:// | + | * [https://onlineonly.christies.com/s/firsts-history-computing-paul-g-allen-collection/systems-concepts-sc40-pdp-10-clone-149/230087?ldp_breadcrumb=back Systems Concepts SC40] - an SC40 from Paul Allen's collection at the [[Living Computer Museum|LCM]] |
[[Category: PDP-10s]] | [[Category: PDP-10s]] |
Latest revision as of 13:56, 21 April 2025
The SC-40 was a PDP-10 clone from Systems Concepts; their last PDP-10 product. A single processor SC-40 ran at up to eight times the speed of a single processor KL10.
Its CPU was microcoded, with 32K 80-bit words of read/write microcode RAM; it had a 32K-word write-through cache. Main memory (semiconductor ICs) was protected with ECC, to allow single-bit error correction and double-bit error detection.
Numerous I/O peripherals were available:
- an IBM-compatible channel interface;
- a dual-ported SCSI interface;
- a Computer Interconnect interface;
- an FDDI interface;
- an Ethernet interface;
Each SC-40 included a SPARC microprocessor front end, which performed console functions such as loading the microcode, and diagnostics on the entire system.
See also
- CompuServe - builder of SC-40's under a deal with Systems Concepts
External links
- SC-40 Computer Systems - archived
- SC-40 from CompuServe - many photos
- Systems Concepts SC40 - an SC40 from Paul Allen's collection at the LCM