Bus request line

From Computer History Wiki
Revision as of 20:30, 27 July 2025 by Jnc (talk | contribs) (High on our 'pages requested' list)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

Bus request lines are used in a number of bus architectures (for example, the UNIBUS and QBUS), for a device controller to communicate to the CPU (or whatever circuitry is controlling the bus) that it is requesting an interrupt or DMA bus cycle.

The device controller does this by asserting the bus request line to the CPU, to notify it. Such lines are usually wired as wired-OR lines, to enable them to be used in broadcast mode.

See also