Search results

Create the page "Data processing" on this wiki! See also the search results found.

• Memory interleaving
  ...erently has a much longer cycle time since it has destructive readout; the data has to be written back before a read cycle can complete.)
  2 KB (349 words) - 23:12, 29 July 2023
• Expression
  ...is then used in some way - perhaps saved in [[main memory]] or a [[Central Processing Unit|CPU]] [[register]] for use later in the [[program]].
  436 bytes (70 words) - 19:38, 14 December 2018
• OMNIBUS
  ...rammed I/O]], in which the [[Central Processing Unit|CPU]] reads or writes data to the [[device controller]]; * '''''Data break transfers''''', the PDP-8 term for [[Direct Memory Access|DMA]].
  2 KB (325 words) - 04:52, 19 September 2021
• PDP-8/L
  ...] in the [[PDP-8 family|PDP-8]] line; it apparently had the same [[Central Processing Unit|CPU]] as the -8/I. ...differed from the MC-8/I of the PDP-8/I in that the Instruction Field and Data Field [[register]]s were only one bit wide, not three bits as in the MC-8/I
  2 KB (298 words) - 14:11, 14 July 2023
• Intel 80486
  ...or]]s, the 4th generation in that line. It is basically the same [[Central Processing Unit|CPU]] as the 386, but includes an 8K byte [[cache]], and optionally (i ...he two used in the 386, speeding it up considerably. Its [[main memory]] [[data bus]] is 32 [[bit]]s wide, the same as the 386.`
  1 KB (219 words) - 13:26, 3 November 2018
• FPP8/A Floating Point Processor
  ...|CPU]], but used [[Direct Memory Access|DMA]] for its [[instruction]]s and data.
  680 bytes (114 words) - 22:25, 22 November 2019
• Intel Pentium
  Externally, it is functionally the same [[Central Processing Unit|CPU]] as the 486, but includes a number of internal improvements to in ...[[cache]]s, one each for [[object code|code]] and data, so that [[loop]]s processing large [[array]]s will not empty the cache.
  1 KB (183 words) - 13:46, 3 November 2018
• Co-processor
  ...s in tandem with the main CPU, under its direction, to perform some of the processing functions of the system.
  528 bytes (79 words) - 16:25, 15 December 2018
• Job
  ...it of work for a computer; e.g. an [[application]] together with its input data, often for a [[batch operating system]]. ...at contained a program (typically in [[object code]] form), along with the data to be processed by that program. The operator would pass the job to the com
  1 KB (235 words) - 02:25, 11 September 2022
• CDC 6600
  | manufacturer=[[Control Data Corporation]] ...was an influential early (1964) [[mainframe]] computer; the dual-[[Central Processing Unit|CPU]] version of the 6600 was denominated as a '''CDC 6700'''. It is g
  6 KB (789 words) - 17:26, 22 January 2024
• IBM 7030 Stretch
  ...o introduced the concept of the 8-[[bit]] [[byte]], although the [[Central Processing Unit|CPU]] could [[address]] individual bits. ...uhaha.com/~eric/retrocomputing/ibm/stretch/ IBM Stretch (aka IBM 7030 Data Processing System)]
  3 KB (467 words) - 16:37, 11 January 2024
• IBM 650
  The '''IBM 650''' (formally the '''Type 650 Magnetic Drum Data-Processing Machine''') was one of [[International Business Machines|IBM]]'s first comp ...serial, not bit-, though). The two internal [[register]]s in the [[Central Processing Unit|CPU]] (a 10-digit 'distributor', and a 20-digit [[accumulator]]) used
  4 KB (620 words) - 21:08, 18 March 2024
• IBM 7070
  ...though), and had three internal word-length [[register]]s in the [[Central Processing Unit|CPU]]; they used [[magnetic field|magnetic]] [[memory]]. Decimal [[flo ...[[magnetic tape drive]]s could be connected to a 7070, via two separate [[data channel]]s; the 729II could read 15,000 characters per second, the 729IV co
  3 KB (478 words) - 14:49, 9 April 2024
• Address bus
  ...ny buses contain an address bus as part of their structure, along with a [[data bus]], etc.
  370 bytes (58 words) - 04:31, 13 December 2018
• Data bus
  ...ing Unit|CPU]], but possibly a [[device controller]], Many buses contain a data bus as part of their structure, along with a [[address bus]], etc.
  365 bytes (59 words) - 04:32, 13 December 2018
• Superscalar
  A '''superscalar''' [[Central Processing Unit|CPU]] [[architecture]] is one which has more than one [[logic]] unit w ...er renaming]] is used to allow the later one to start as soon as its input data is available, but using a different physical register.
  1 KB (229 words) - 22:56, 9 September 2021
• Channel
  ...put/output|I/O]] operations, off-loading that work from the main [[Central Processing Unit|CPU]]; they are connected to [[peripheral]]s, and usually have direct ...nsiderably from manufacturer to manufacturer: for instance, the Peripheral Processing Units of the [[CDC 6600]] are effectively channels, but they are essentiall
  1 KB (205 words) - 17:18, 9 April 2024
• DF10 Data Channel
  ...to it) to the system's [[PDP-10 I/O Bus|I/O bus]], to allow the [[Central Processing Unit|CPU]] to control it. * Discard data
  2 KB (390 words) - 07:32, 6 September 2023
• FPF11 floating point processor
  ...(the M8188) which plugs into the [[backplane]] slot next to the [[Central Processing Unit|CPU]] board. It can be plugged into either a [[UNIBUS]] or [[QBUS]] b ...is nothing for it to do; e.g. when the FPF11 does not need it to [[fetch]] data from, or [[store]] it in, [[main memory]].
  2 KB (383 words) - 02:31, 12 October 2022
• LSI-11 chip set
  The '''LSI-11 chip set''' [[Central Processing Unit|CPU]] [[integrated circuit|chip]] set is used in the [[LSI-11 CPUs]] - The chip set consists of a [[data path]] chip, a control chip, and two or three [[microcode]] [[Read-only mem
  5 KB (782 words) - 19:21, 27 July 2024

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)