Search results

From Computer History Wiki
Jump to: navigation, search
  • The '''MX15-A Memory Bus Multiplexer''' is a [[PDP-15]] sub-system which has three [[memory bus]] input ports, a ...rs.org/pdf/dec/pdp15/hardware/DEC-15-H2XB-D_MX15_Aug71.pdf MX15 Memory Bus Multiplexer Maintenance Manual Volume 1] (DEC-15-H2XB-D)
    972 bytes (161 words) - 16:49, 1 December 2022
  • Comm. 8 dh DH11 16 line asynchronous multiplexer 16 dz DZ11 8 line asynchronous multiplexer
    33 KB (4,919 words) - 12:31, 21 June 2023
  • ...0 IBus Adapter‎]], respectively.) The DX10 can also use an [[MX10 Memory Multiplexer]].
    3 KB (492 words) - 20:33, 12 February 2024
  • Channels came in '''selector''', '''byte multiplexer''' and '''block multiplexer''' forms; they supported different levels of concurrency among the devices ...h transfer handling single small data item (e.g. a byte). The later block multiplexer channel had aspects of both; it was shared among several subchannels, but e
    5 KB (704 words) - 17:20, 9 April 2024
  • ...; these were all connected to the other device in the system, a keyboard [[multiplexer]].
    3 KB (482 words) - 18:06, 20 March 2024
  • The '''MX10 Memory Multiplexer''' for the [[PDP-10]] allows several [[DF10 Data Channel]]s or [[DX10 Data
    788 bytes (124 words) - 01:09, 13 February 2024
  • #Redirect [[MX10 Memory Multiplexer]]
    37 bytes (4 words) - 01:10, 13 February 2024

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)