Extended Memory Interconnect

From Computer History Wiki
Revision as of 12:44, 20 March 2023 by Jnc (talk | contribs) (XMI bus systems are tightly-coupled multi-processors)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
A four-processor VAX 6200 system built around an XMI bus

The Extended Memory Interconnect (usually given as the acronym: XMI) was a bus introduced with the VAX 6000 series, and also used in other later DEC VAX computers, to cope with increased requirements, e.g bandwidth.

It supports multiple processors, multiple main memory memory modules, and multiple I/O adapters; the overall system built around an XMI bus thus forms a tightly-coupled multi-processor. The bus has special capabilities to support the shared access to memory required by such a system.

The XMI is the primary interconnect for the VAX 6200 system (as shown to the side).

Overview

The constituent elements of the XMI bus are:

  • the analog electrical element of the bus,
  • the protocol observed by a node on the bus,
  • the backplane, and
  • the logic used to implement the protocol.

The XMI is of limited length, is synchronous, and has centralized arbitration (individual bus grant lines run from the arbitrator to each slot in the backplane). Arbitration and data transfers use logically separate divisions of the bus, so they can occur in parallel.

It is also 'pended', which means that an operation can be left in an incomplete state, to allow other entities to use the bus, before resuming, and finishing. Several transactions can thus be in progress at any time, rather than forcing later operations to wait for the completion of an earlier operation before they can begin; this allows highly efficient use of the bus bandwidth.

The XMI supports:

  • Quadword-, octaword-, and hexword-length reads to memory
  • Quadword- and octaword-length memory writes
  • Longword-length read and write operations to I/O space

The longword operations implement byte and word modes required by certain I/O devices.

It has a 64 ns bus cycle, and a bandwidth of 100 Mbytes per second; however, the usable bandwidth depends on transaction length:

Usable XMI Bandwidth
Operation Bandwidth (Mbytes/second)
Longword (4 bytes) Read 31.25
Quadword (8 bytes) Read 62.50
Octaword (16 bytes) Read 83.30
Hexword (32 bytes) Read 100.00
Longword Write 31.25
Quadword Write 62.50
Octaword Write 83.30

XMI versions

The XMI bus started with the "+5V XMI-1" version, which was developed to the "+3.3V XMI-2" version later.

There was an upgrade kit, option H9657-CU, which takes a VAX 6000 Model 200, 300, or 400 system with an XMI-1 power system, and upgrades it to a VAX 6000 Model 500, with an XMI-2 power system. The upgrade adds +3.3 volt power, an XMI-2 backplane pre-assembled with bus bars and cables, and an H7206-B power and logic unit.

External links