Difference between revisions of "MA10 core memory"
From Computer History Wiki
(+parity, access time) |
m (→External links: +Manual) |
||
| Line 4: | Line 4: | ||
Each port could be independently set for its address, to disable the low or high 8KW, and for [[interleaving]] (using [[address]] bits 21 and 35). | Each port could be independently set for its address, to disable the low or high 8KW, and for [[interleaving]] (using [[address]] bits 21 and 35). | ||
| + | |||
| + | ==External links== | ||
| + | |||
| + | * [http://www.bitsavers.org/www.computer.museum.uq.edu.au/pdf/DEC-10-HIAA-D%20MA10%20Core%20Memory%20Maintenance%20Manual.pdf MA10 Core Memory Maintenance Manual] (DEC-10-HIAA-D) | ||
[[Category: PDP-10 memories]] | [[Category: PDP-10 memories]] | ||
Revision as of 23:04, 17 October 2021
The MA10 was a core main memory system for the early PDP-10s, principally the KA10. An MA10 contained 16KW; parity was provided to protect the memory contents. It had an access time of 0.55 μseconds, and a cycle time of .93 µseconds. It connected to the so-called external memory bus of the 18-bit address form.
It was a multi-port memory, with 4 ports per memory system: each port can be independently disabled. The CPU uses one port (in a multi-processor system, one per CPU); the others are used by channels (such as a DF10) for mass storage such as disks.
Each port could be independently set for its address, to disable the low or high 8KW, and for interleaving (using address bits 21 and 35).
External links
- MA10 Core Memory Maintenance Manual (DEC-10-HIAA-D)
