VAXstation II

From Computer History Wiki
Revision as of 23:38, 7 July 2017 by Antonioc (talk | contribs) (Antonioc moved page VAXstation II systems to DEC VAXstation II systems without leaving a redirect)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

VAXstation II systems

VAXstation II
Summary
Announcement date: 24 January 1986
Codename: Caylith
OS support (VMS): MicroVMS V4.1
CPU Details
CPU name (VMS): KA630
CPU name (console): KA630-A
CPU module: KA630
Module: M7606 [1]
Number of processors: 1
VMS DCL CPU: 8
VMS DCL XCPU: 1
SID: 08000000
XSID: 01010000
CPU chip: 78032
FPU chip: 78132
CPU technology: ZMOS
CPU cycle time: 200ns
CPU clock: 40MHz
Instruction-buffer: 8 bytes
Cache: None
Compatibility mode: No
Console processor: CPU
Console device: None
Memory
Minimum memory: 2MB [1]
Maximum memory: 16MB
Physical address lines: 30
On-board memory: 1MB [1]
I/O
Max I/O throughput: 3.3MB/s
Q-bus: 1 @ 3.3MB/s
LAN support: optional [1]
Performance
VUPs: 0.9


References

[1] VAXstation II Technical Manual, BA123 Enclosure. AZ-GMZAB-MN