Difference between revisions of "KE11-F Floating Instruction Set"
From Computer History Wiki
m (+cat) |
m (Better cat) |
||
| (3 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
| + | [[Image:M7239KE11-FFIS.jpg|thumb|right|300px|M7239 card]] | ||
| + | |||
The '''KE11-F Floating Instruction Set''' is the optional [[floating point]] unit for the [[KD11-A CPU]] of the [[PDP-11/40]]. It implements the [[PDP-11]] [[FIS floating point]], not the full [[FP11 floating point]]. | The '''KE11-F Floating Instruction Set''' is the optional [[floating point]] unit for the [[KD11-A CPU]] of the [[PDP-11/40]]. It implements the [[PDP-11]] [[FIS floating point]], not the full [[FP11 floating point]]. | ||
| Line 5: | Line 7: | ||
It requires the installation of the [[KE11-E Extended Instruction Set]], which allows the [[microcode]] of the basic CPU to be extended. | It requires the installation of the [[KE11-E Extended Instruction Set]], which allows the [[microcode]] of the basic CPU to be extended. | ||
| − | The KE11-F includes its own microcode [[ | + | The KE11-F includes its own microcode [[read-only memory|ROM]], which provides an additional 8 bits width of microcode (to control the [[data path]]s and [[register]]s on the M7239), but it also uses microcode stored on the KE11-E, to control registers and data paths elsewhere. |
| − | == | + | ==External links== |
| − | * | + | * [http://www.bitsavers.org/pdf/dec/pdp11/1140/KE11_RefMan.pdf KE11-E and KE11-F instruction set options user's manual] (EK-KE11E-OP-001) <!-- also http://www.bitsavers.org/www.computer.museum.uq.edu.au/pdf/EK-KE11E-OP-001%20KE11-E%20and%20KE11-F%20Instruction%20Set%20Options%20User's%20Manual.pdf --> |
| + | * [http://www.bitsavers.org/www.computer.museum.uq.edu.au/pdf/EK-KE11E-TM-002%20KE11-E%20and%20KE11-F%20Instruction%20Set%20Options%20Manual.pdf KE11-E and KE11-F instruction set options manual] (EK-KE11E-TM-002) | ||
| + | * [https://manx-docs.org/collections/hcps/KE11-FIS.pdf KE11-F floating instruction set (FIS) option engineering drawings] | ||
| − | [[Category: PDP-11 Processors]] | + | [[Category: PDP-11 UNIBUS Processors]] |
Latest revision as of 02:34, 12 October 2022
The KE11-F Floating Instruction Set is the optional floating point unit for the KD11-A CPU of the PDP-11/40. It implements the PDP-11 FIS floating point, not the full FP11 floating point.
Physically, it consists of a single quad board, the M7239, which plugs into a pre-wired slot in the CPU backplane.
It requires the installation of the KE11-E Extended Instruction Set, which allows the microcode of the basic CPU to be extended.
The KE11-F includes its own microcode ROM, which provides an additional 8 bits width of microcode (to control the data paths and registers on the M7239), but it also uses microcode stored on the KE11-E, to control registers and data paths elsewhere.
