Difference between revisions of "Motorola MC68060"
From Computer History Wiki
(An OK start) |
m (Proper cat) |
||
| Line 24: | Line 24: | ||
{{semi-stub}} | {{semi-stub}} | ||
| − | [[Category: Microprocessors]] | + | [[Category: Motorola Microprocessors]] |
Latest revision as of 12:57, 3 November 2018
| MC68060 | |
| Family: | Motorola M68000 Family |
|---|---|
| Architecture: | 32-bit |
| Manufacturer: | Motorola |
| Year Introduced: | 1994 |
| Address bus: | 32-bit |
| Data bus: | 32-bit |
| Number of registers: | 15 general 32-bit registers (8 data, 7 address) |
| Cache: | 8K byte icache+dcache |
| Clock Speed: | 50, 60, 66, 75 MHz |
The Motorola MC68060 is a 32-bit microprocessor in the Motorola M68000 Family, the successor to the Motorola MC68040; it was the last member of the family.
Performance was increased over earlier members by adopting a superscalar internal architecture; it has a dual instruction pipeline. It also has a 256-entry branch cache. Its floating point was not pipelined, which limited its floating point performance.
It was used in a number of personal computers from Amiga, along with other minor applications.
Downgraded versions which omitted the floating point, and another also without the memory management, were produced.
It was replaced by the PowerPC architecture.
