Difference between revisions of "Interlan NI1010A/NI2010A Ethernet Communications Controller"

From Computer History Wiki
Jump to: navigation, search
(A good start)
 
m (typo, clarify)
 
(13 intermediate revisions by the same user not shown)
Line 1: Line 1:
−
The '''Interlan NI1010A''' and '''NI2010A''' are [[Ethernet]] [[device controller]]s for the [[UNIBUS]] and [[QBUS]] respectively. (They are very similar, so they are covered in a single article.)
+
[[Image:NI1010A.jpg|350px|right|thumb|NI1010A UNIBUS interface]]
 +
 
 +
The '''Interlan NI1010A''' and '''NI2010A''' are [[Ethernet]] [[network interface]]s for the [[UNIBUS]] and [[QBUS]] respectively. (The two [[device controller]]s are very similar in [[program]]ming terms, in part because they use the same [[daughter-board]] to implement all the [[data network|networking]] functionality, so they are both covered in this single article.)
  
 
They use [[Direct Memory Access|DMA]] to transfer data to and from [[buffer]]s in [[main memory]]. They have an on-board [[First-In First-Out buffer|FIFO]] buffer which can hold up to 13.5K bytes of inbound data; the [[host]] can pre-queue up to 16 input buffer DMA requests.
 
They use [[Direct Memory Access|DMA]] to transfer data to and from [[buffer]]s in [[main memory]]. They have an on-board [[First-In First-Out buffer|FIFO]] buffer which can hold up to 13.5K bytes of inbound data; the [[host]] can pre-queue up to 16 input buffer DMA requests.
  
−
The NI1010A is a single [[DEC card form factor|hex]] [[printed circuit board|board]]; the NI2010A is a quad board.
+
The NI1010A is a single [[DEC card form factor|hex]] [[printed circuit board|board]], including a large daughter-board laid flush on the main [[printed circuit board|PCB]]. The NI2010A is a quad board, with the daughter-board stacked above the main PDB, which is filled with [[integrated circuit|ICs]]. It therefore takes up two slots, but only the mother card has edge fingers to plug in; a [[grant continuity card]] is supplied, to plug into the second slot, to carry the QBUS' [[bus grant line]]s through the second slot.
  
−
Their [[bus]] [[address]] and [[interrupt vector]]s can be set via [[Dual Inline Package|DIP]] switches on the board (to 7mnnp0, where m can be 6 or 7, and p 0,2,4 or 6; and 0xx0, respectively), but their defaults are 0764000 and 0340 respectively.
+
Their [[bus]] [[address]] and [[interrupt vector]]s can be set via [[Dual Inline Package|DIP]] switches on the mother-board; to 7mnnp0 for the address (where m can be 6 or 7, and p 0,2,4 or 6), and 0xx0 for the vector. Their defaults are 0764000 and 0340.
  
 
There are two interrupt vectors; 0xx0 for 'Receive DMA done' and 0xx4 for 'Command done'.
 
There are two interrupt vectors; 0xx0 for 'Receive DMA done' and 0xx4 for 'Command done'.
  
−
==Registers==
+
==Device registers==
  
−
==Device registers==
+
[[Image:NI2010A.jpg|300px|right|thumb|NI2010A QBUS interface]]
  
−
The NI1010A controller includes 3 registers, and the NI2010A 4 (the extra register is needed because of the larger [[address space]] on the QBUS):
+
The NI1010A controller includes 3 [[register]]s, and the NI2010A 4 (the optional extra register is needed because of the larger [[address space]] on the QBUS):
  
 
{| border=1
 
{| border=1
Line 24: Line 26:
 
|Byte Count Register            || BCR || 764004
 
|Byte Count Register            || BCR || 764004
 
|-
 
|-
−
|Extended Bus Address Register<br>''NI2010A only'' || XBAR || 774006
+
|Bus Address Extension Register<br>''NI2010A only'' || BER || 17764006
 
|}
 
|}
 +
 +
The Bus Address Extension Register was enabled by a switch; i.e. the NI2010A could be set to be identical, programmatically, to the NI1010A, at the cost of not being able to use more than 256KB of main memory.
 +
 +
In the register contents (below), bits which are read/write or unused are shown in normal font, those which are read-only are in ''italics'', and those which are write-only are shown in '''bold'''.
  
 
===764000: Control Status Register (CSR)===
 
===764000: Control Status Register (CSR)===
 
{{16bit-header}}
 
{{16bit-header}}
−
| colspan=2 | XM || colspan=6 | FUNC || CDN || CIE || RDN || RIE || colspan=4 | STAT
+
| colspan=2 | '''XM''' || colspan=6 | '''FUNC''' || ''CDN'' || CIE || ''RDN'' || RIE || colspan=4 | ''STAT''
 
{{16bitoctal-bitout}}
 
{{16bitoctal-bitout}}
 +
 +
Bits are:
 +
 +
{| class="wikitable"
 +
! Bits !! Use
 +
|-
 +
| XM || Extended address bits A17 and A16
 +
|-
 +
| FUNC || Command Function Code
 +
|-
 +
| CDN || Command Done
 +
|-
 +
| CIE || Command Done Interrupt Enable
 +
|-
 +
| RDN || Receive DMA Done
 +
|-
 +
| RIE || Receive DMA Done Interrupt Enable
 +
|-
 +
| STAT || Command Status Code
 +
|}
 +
 +
Reading the CSR clears the two 'done' bits. The extended address bits are disabled on the NI2010A when the BER is enabled.
  
 
Command function codes are:
 
Command function codes are:
Line 92: Line 120:
 
|}
 
|}
  
−
Command Status codes are:
+
Command status codes are:
  
 
{| class="wikitable"
 
{| class="wikitable"
Line 128: Line 156:
 
===764002: Bus Address Register (BAR)===
 
===764002: Bus Address Register (BAR)===
 
{{16bit-header}}
 
{{16bit-header}}
−
| colspan=16 | BA15 <---> BA00
+
| colspan=16 | '''BA15 <---> BA00'''
 
{{16bitoctal-bitout}}
 
{{16bitoctal-bitout}}
  
Line 136: Line 164:
  
 
{{16bit-header}}
 
{{16bit-header}}
−
| colspan=16 | BC15 <---> BC0  
+
| colspan=16 | '''BC15 <---> BC0'''
 
{{16bitoctal-bitout}}
 
{{16bitoctal-bitout}}
  
 
Write-only register.
 
Write-only register.
  
−
===7764006: Extended Bus Address Register (XBAR)===
+
===17764006: Bus Address Extension Register (BER)===
  
 
{{16bit-header}}
 
{{16bit-header}}
−
| colspan=10 | Unused || colspan=6 | BA21 <---> BA16
+
| colspan=10 | Unused || colspan=6 | '''BA21 <---> BA16'''
 
{{16bitoctal-bitout}}
 
{{16bitoctal-bitout}}
  
−
Write-only register?
+
Write-only register.
 +
 
 +
'''Note:''' This register is optionally present in the NI2010A ''only''.
 +
 
 +
==External links==
  
−
'''Note:''' This register is present in the NI2010A ''only''.
+
* [http://www.bitsavers.org/pdf/interlan/brochures/NI1010A_Brochure_Apr1984.pdf NI1010A Unibus Ethernet Communications Controller] - detailed sales brochure
 +
* [http://www.bitsavers.org/pdf/interlan/brochures/NI2010A_Brochure.pdf NI2010A Qbus Ethernet Communications Controller] - sales brochure
 +
* [http://www.bitsavers.org/pdf/interlan/NI1010A_Unibus_Ethernet_Controller_Nov82.pdf NI1010A UNIBUS Ethernet Communications Controller User's Manual]
  
 
[[Category: UNIBUS Network Interfaces]]
 
[[Category: UNIBUS Network Interfaces]]
 
[[Category: QBUS Network Interfaces]]
 
[[Category: QBUS Network Interfaces]]
 +
[[Category: Ethernet Interfaces]]

Latest revision as of 20:11, 17 August 2022

NI1010A UNIBUS interface

The Interlan NI1010A and NI2010A are Ethernet network interfaces for the UNIBUS and QBUS respectively. (The two device controllers are very similar in programming terms, in part because they use the same daughter-board to implement all the networking functionality, so they are both covered in this single article.)

They use DMA to transfer data to and from buffers in main memory. They have an on-board FIFO buffer which can hold up to 13.5K bytes of inbound data; the host can pre-queue up to 16 input buffer DMA requests.

The NI1010A is a single hex board, including a large daughter-board laid flush on the main PCB. The NI2010A is a quad board, with the daughter-board stacked above the main PDB, which is filled with ICs. It therefore takes up two slots, but only the mother card has edge fingers to plug in; a grant continuity card is supplied, to plug into the second slot, to carry the QBUS' bus grant lines through the second slot.

Their bus address and interrupt vectors can be set via DIP switches on the mother-board; to 7mnnp0 for the address (where m can be 6 or 7, and p 0,2,4 or 6), and 0xx0 for the vector. Their defaults are 0764000 and 0340.

There are two interrupt vectors; 0xx0 for 'Receive DMA done' and 0xx4 for 'Command done'.

Device registers

NI2010A QBUS interface

The NI1010A controller includes 3 registers, and the NI2010A 4 (the optional extra register is needed because of the larger address space on the QBUS):

Register Abbreviation Address
Control Status Register CSR 764000
Bus Address Register BAR 764002
Byte Count Register BCR 764004
Bus Address Extension Register
NI2010A only 		BER 17764006

The Bus Address Extension Register was enabled by a switch; i.e. the NI2010A could be set to be identical, programmatically, to the NI1010A, at the cost of not being able to use more than 256KB of main memory.

In the register contents (below), bits which are read/write or unused are shown in normal font, those which are read-only are in italics, and those which are write-only are shown in bold.

764000: Control Status Register (CSR)

XM FUNC CDN CIE RDN RIE STAT
15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

Bits are:

Bits Use
XM Extended address bits A17 and A16
FUNC Command Function Code
CDN Command Done
CIE Command Done Interrupt Enable
RDN Receive DMA Done
RIE Receive DMA Done Interrupt Enable
STAT Command Status Code

Reading the CSR clears the two 'done' bits. The extended address bits are disabled on the NI2010A when the BER is enabled.

Command function codes are:

Code Command
01 Set loopback
02 Set internal loopback
03 Clear loopback
04 Set promiscuous receive
05 Clear promiscuous receive
06 Set receive-on-error
07 Clear receive-on-error
10 Go offline
11 Go online
12 Run diagnostic
15 Set insert source address
16 Clear insert source address
17 Set network address to default
20 Set receive all multicast
21 Clear receive all multicast
22 Perform loopback test
23 Perform collision detection test
30 Report and clear stats
31 Report collision delay times
40 Supply receive buffer
50 Load transmit data
51 Load transmit data and send
52 Load group address(es)
53 Delete group address(es)
54 Load physical network address
60 Flush input buffer queue
77 Reset

Command status codes are:

Code Status
00 Success
01 Success with retries
02 Illegal command
03 Inappropriate command
04 Failure
05 Buffer size exceeded
06 Frame too small
10 Excessive collisions
12 Buffer alignment error
13 No heartbeat detected
14 No CRC error occurred
15 Inappropriate CRC error
16 Last data byte not received
17 Non-existent memory

764002: Bus Address Register (BAR)

BA15 <---> BA00
15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

Write-only register.

764004: Byte Count Register (BCR)

BC15 <---> BC0
15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

Write-only register.

17764006: Bus Address Extension Register (BER)

Unused BA21 <---> BA16
15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00

Write-only register.

Note: This register is optionally present in the NI2010A only.

External links

Retrieved from "https://gunkies.org/w/index.php?title=Interlan_NI1010A/NI2010A_Ethernet_Communications_Controller&oldid=27410"