Difference between revisions of "DMV11 Synchronous Controller"
(Pretty stubby, but it's a start) |
m (New cat scheme) |
||
| (One intermediate revision by the same user not shown) | |||
| Line 54: | Line 54: | ||
* [http://www.bitsavers.org/pdf/dec/qbus/EK-DMV11-TM-001_DMV11_Synchronous_Controller_Technical_Manual_Sep81.pdf EK-DMV11-TM-001 DMV11 Synchronous Controller Technical Manual] | * [http://www.bitsavers.org/pdf/dec/qbus/EK-DMV11-TM-001_DMV11_Synchronous_Controller_Technical_Manual_Sep81.pdf EK-DMV11-TM-001 DMV11 Synchronous Controller Technical Manual] | ||
| − | [[Category: QBUS Serial Interfaces]] | + | [[Category: QBUS Synchronous Serial Interfaces]] |
Latest revision as of 02:39, 16 February 2023
The DMV11 Synchronous Controller (more fully, the DMV11 Intelligent Communications Synchronous Line Controller) is a multi-line synchronous serial line interface for the QBUS. It used DMA to transfer data. It could operate in either half-duplex or full-duplex, at baud rates up to 56K bits/second (depending on software and system configuration), and supported both point-point and multi-point operation.
The byte-oriented DDCMP line protocol was supported; a microprocessor is used to implement the protocol.
It was a quad card; Berg headers on the card connected to flat cables which led off to the modem connectors. There were 4 models, the -AP, -BP, and -FP used the M8053 card, and the -CP used the M8064. (Earlier, there were 3 models; the -AA, -AB, and -AC.) They supported the following interface standards:
| Model | Interface |
|---|---|
| -AP | EIA RS-232C/CCITT V.28 |
| -BP | CCITT V.35 |
| -CP | Integral modem |
| -FP | EIA RS-423A/CCITT V.24 |
Registers
| Register | Abbreviation | Address |
|---|---|---|
| Control and Status Register | SEL0 | 16xxx0 |
| Control/Response Code Register | BSEL2 | 16xxx2 |
| Tributary Address | BSEL3 | 16xxx3 |
| Command/Response Register | SEL4 | 16xxx4 |
| Command/Response Register | SEL6 | 16xxx6 |
Addresses are assigned from the floating device address space.
