Difference between revisions of "MB10 core memory"
From Computer History Wiki
(+access time) |
m (interleaving cleanup) |
||
| (4 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
| − | The '''MB10''' was a [[core memory|core]] [[main memory]] system for the early [[PDP-10]]s, principally the [[KA10]]. An MB10 contained 16KW. It had an [[access time]] of 0.60 μseconds, and a [[cycle time]] of 1.65 µseconds. It connected to the so-called external memory bus of the 18-bit [[address]] form. | + | The '''MB10''' was a [[core memory|core]] [[main memory]] system for the early [[PDP-10]]s, principally the [[KA10]]. An MB10 contained 16KW; [[parity]] was provided to protect the memory contents. It had an [[access time]] of 0.60 μseconds, and a [[cycle time]] of 1.65 µseconds. It connected to the so-called [[PDP-10 Memory Bus|external memory bus]] of the 18-bit [[address]] form. |
It was a [[multi-port memory]], with 4 ports per memory system: each port can be independently disabled. The [[Central Processing Unit|CPU]] uses one port (in a [[multi-processor]] system, one per CPU); the others are used by [[channel]]s (such as a [[DF10 Data Channel|DF10]]) for [[mass storage]] such as [[disk]]s. | It was a [[multi-port memory]], with 4 ports per memory system: each port can be independently disabled. The [[Central Processing Unit|CPU]] uses one port (in a [[multi-processor]] system, one per CPU); the others are used by [[channel]]s (such as a [[DF10 Data Channel|DF10]]) for [[mass storage]] such as [[disk]]s. | ||
| − | Each port could be independently set for its address, and for two-way [[interleaving]] (using [[address]] bits 21 and 35). | + | Each port could be independently set for its address, and for two-way [[memory interleaving|interleaving]] (using [[address]] bits 21 and 35). |
| − | [[Category: PDP-10 | + | [[Category: PDP-10 Memories]] |
Latest revision as of 12:53, 2 August 2023
The MB10 was a core main memory system for the early PDP-10s, principally the KA10. An MB10 contained 16KW; parity was provided to protect the memory contents. It had an access time of 0.60 μseconds, and a cycle time of 1.65 µseconds. It connected to the so-called external memory bus of the 18-bit address form.
It was a multi-port memory, with 4 ports per memory system: each port can be independently disabled. The CPU uses one port (in a multi-processor system, one per CPU); the others are used by channels (such as a DF10) for mass storage such as disks.
Each port could be independently set for its address, and for two-way interleaving (using address bits 21 and 35).
