Small Peripheral Controller: Difference between revisions
m →See Also: wrong name |
Detail on grants |
||
| Line 3: | Line 3: | ||
It was originally conceived to hold a dual device-specific card, along with single-height M105 Address Selector and M782 (later M7820 and M7821 revisions) Interrupt Control [[FLIP CHIP]]s. The appropriate UNIBUS signal lines (address, data, etc) were thus wired to the appropriate rows/pins in SPC slots. It soon became more cost-effective to fabricate an entire device on a single quad card, but the pinout was retained. | It was originally conceived to hold a dual device-specific card, along with single-height M105 Address Selector and M782 (later M7820 and M7821 revisions) Interrupt Control [[FLIP CHIP]]s. The appropriate UNIBUS signal lines (address, data, etc) were thus wired to the appropriate rows/pins in SPC slots. It soon became more cost-effective to fabricate an entire device on a single quad card, but the pinout was retained. | ||
SPC slots were wired to bring all | SPC slots were wired to bring all 5 UNIBUS grant lines through the device; this was performed in rows C (for NPG) and D (for BGx). The board generally had a header which routed the grant (and matching request) line for the desired priority level to the on-board interrupt circuity, and passed the other grant lines through. The DMA (NPG) grant line generally had a jumper on the backplane, which had to be removed if a DMA device was plugged into the slot. Un-occupied slots needed to have a grant continuity card installed. | ||
==See Also== | ==See Also== | ||
* [[Modified UNIBUS Device]] | * [[Modified UNIBUS Device]] | ||
Revision as of 13:33, 26 March 2016
Small Peripheral Controller or SPC was DEC's name for an I/O board slot in the backplanes of UNIBUS PDP-11s. It was a quad slot, occupying rows C-F in a hex slot, and could hold any kind of device.
It was originally conceived to hold a dual device-specific card, along with single-height M105 Address Selector and M782 (later M7820 and M7821 revisions) Interrupt Control FLIP CHIPs. The appropriate UNIBUS signal lines (address, data, etc) were thus wired to the appropriate rows/pins in SPC slots. It soon became more cost-effective to fabricate an entire device on a single quad card, but the pinout was retained.
SPC slots were wired to bring all 5 UNIBUS grant lines through the device; this was performed in rows C (for NPG) and D (for BGx). The board generally had a header which routed the grant (and matching request) line for the desired priority level to the on-board interrupt circuity, and passed the other grant lines through. The DMA (NPG) grant line generally had a jumper on the backplane, which had to be removed if a DMA device was plugged into the slot. Un-occupied slots needed to have a grant continuity card installed.
