Search results

From Computer History Wiki
Jump to: navigation, search
  • Some time after this, some computers began to share memory between several CPUs. On these computers, access to the bus had to be prioritized, as well. [[Digital Equipment Corporation|DEC]] noted that having two buses seemed wasteful and expensive for small, mass
    14 KB (2,170 words) - 05:09, 5 September 2019
  • ...to build computers, and [[peripheral]]s for them. They were a successor to DEC's earlier [[System Module]]s. They were introduced as a replacement largely ...(the so-called 'solder' side); the contact pads were 'numbered' from the [[DEC Alphabet]]. A FLIP CHIP plugged directly into a 144-pin connector block [[b
    10 KB (1,460 words) - 15:50, 6 March 2024
  • ...ightly-coupled [[multi-processor]]s with up to 4 [[Central Processing Unit|CPUs]]. [[Main memory]] was also connected to the SCU. The CPUs were heavily [[pipeline]]d, and were built from [[emitter-coupled logic|ECL
    3 KB (420 words) - 18:45, 20 May 2024
  • * 1980-1985 - DEC PDP-11 Shop. Lots of different species of PDP-11's (04/24/34/40/44/70). R * 85-2001 - Initially DEC shop - PDP-11's running BSD 2.9. Then large crop of small Vaxen -- mostly
    11 KB (1,922 words) - 20:51, 7 February 2009
  • ...nal state of the machine, were provided by [[Digital Equipment Corporation|DEC]] for their earlier computers (such as the [[KA10]]), in common with the ot ...]], although the PDP-11 CPU light displays were modest compared to earlier CPUs. The earliest PDP-11 disk controllers were very much a match for the earlie
    4 KB (612 words) - 20:33, 5 January 2024
  • Qemu can emulate numerious CPUs and machine types. Most are geared towards running [[Linux]], the x86/x64 *[[DEC Alpha]] (really incomplete)
    15 KB (2,245 words) - 12:58, 27 February 2024
  • | architecture = Originally [[MIPS]], then [[i386]], [[DEC Alpha]], [[PowerPC]], [[Itanium]], [[x64]] ...rsion of OS/2 that would be portable, and was targeted for the coming RISC CPUs. The goal was to design a micro kernel OS that could run 32 bit POSIX bina
    15 KB (2,465 words) - 20:47, 13 January 2024
  • ...]] implementation of the [[PDP-11 architecture]], used in both the [[KDJ11 CPUs]], and a variety of peripherals. It was implemented in two [[integrated cir Most uses on DEC PDP-11 [[Central Processing Unit|CPU]] boards (all for the [[QBUS]]) contai
    2 KB (242 words) - 23:19, 29 February 2024
  • ...the M8186. It uses the same 'Fonz' [[F-11 chip set]] as the other [[KDF11 CPUs]]. * [http://www.bitsavers.org/pdf/dec/pdp11/1123/EK-KDF11-UG-PR2_Mar79.pdf KDF11-AA User's Guide] (EK-KDF11-UG-PR
    3 KB (424 words) - 02:05, 10 July 2023
  • ...versions '''M7820''' and '''M7821''') is a [[Digital Equipment Corporation|DEC]] [[FLIP CHIP]] which implements the '[[interrupt]] control' function for t ...re was an un-lettered initial version, but that does not seem to have been DEC practise at the time), although examples of the C and D are not extant (it
    5 KB (820 words) - 04:04, 28 November 2023
  • Inherent in the CEF specification for CPUs is optional support for profiling, breakpoints/watchpoints, assembly and di The available CPU components are DEC PDP-11 (up to 11/34), Intel 8008, Intel 8080/8085, Zilog Z80, RCA CDP1802/1
    4 KB (620 words) - 21:10, 14 January 2024
  • cpus for which there is a cpu declaration (see kernel Modified the SCSI disk startup so that DEC disks (for example)
    29 KB (4,794 words) - 18:15, 16 December 2018
  • ...F11-BA M8189, using the same 'Fonz' [[F-11 chip set]] as the other [[KDF11 CPUs]]. ...tor]] headers on the top edge of the card, using the standard 10-[[pin]] [[DEC asynchronous serial line pinout]]. They both provided [[EIA RS-232 serial l
    3 KB (507 words) - 10:58, 29 March 2022
  • DEC and flags that support a numerics coprocessor and multiple CPUs with shared
    890 KB (107,817 words) - 03:20, 3 January 2024
  • ===DEC hardware=== [[DEC engineering drawing numbers]]
    47 KB (6,794 words) - 03:55, 18 May 2024
  • ...BUS]], and using the [[LSI-11 chip set]]. It was the first of the [[LSI-11 CPUs]]; it had the same QBUS limitations, and use of [[QBUS CPU ODT|ODT]] for co The LSI-11 is a [[DEC card form factor|quad]] board (M7264) with additional functionality on-boar
    3 KB (411 words) - 22:06, 20 December 2023
  • ...1/2''' (also known as the '''KD11-HA''') is the later type of the [[LSI-11 CPUs]], using the same [[LSI-11 chip set‎]]. It contains only the [[Central Pr It is a [[DEC card form factor|dual]] board (M7270); it supports all the same options as
    2 KB (336 words) - 18:34, 19 July 2023
  • Berkeley), based on experience with both systems on a DEC 10.3 DEC.......................................... 36
    113 KB (13,419 words) - 02:06, 17 December 2018
  • [[PDP-10]] [[Central Processing Unit|CPUs]] [[Category: DEC Processors]]
    7 members (0 subcategories, 0 files) - 22:29, 18 February 2018
  • * G114 - [[DEC card form factor‎|hex-width]] sense/inhibit module The MM11-U/UP usually required a custom nine-slot [[backplane]] ([[DEC part number]] 54-10345 or 70-09295), although some [[Central Processing Uni
    6 KB (1,023 words) - 04:53, 22 October 2021

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)