Difference between revisions of "DR11-M general-purpose interface"

From Computer History Wiki
Jump to: navigation, search
m (Jnc moved page DR11-M parallel interface to DR11-M general-purpose interface without leaving a redirect: offical DEC name)
(+Register contents)
 
Line 5: Line 5:
 
The DR11-M is roughly an output-only version of the earlier [[DR11-C general device interface]], but is not [[program compatible]] with the DR11-C.
 
The DR11-M is roughly an output-only version of the earlier [[DR11-C general device interface]], but is not [[program compatible]] with the DR11-C.
  
Connection to the [[user]]'s device is via a pair of 40-[[pin]] [[Berg connector]]s; each is controlled by a separate set of [[register]]s (identical for the two connectors). <!-- Unlike the DR11-C, data coming in from the user's device is latched in the DR11-L, so may be read at leisure. -->
+
Connection to the [[user]]'s device is via a pair of 40-[[pin]] [[Berg connector]]s; each is controlled by a separate set of [[register]]s (identical for the two connectors). Like the DR11-C, data going out to the user's device is latched in the DR11-M, so may be read at leisure.
  
 
==Configuration==
 
==Configuration==
Line 27: Line 27:
 
|}
 
|}
  
<!--In the register contents (below), bits which are read/write or unused are shown in normal font, those which are read-only are in ''italics''.
+
In the register contents (below), bits which are read/write or unused are shown in normal font, those which are read-only are in ''italics''.
  
 
===Control and Status Register (DRCSR)===
 
===Control and Status Register (DRCSR)===
 
{{16bit-header}}
 
{{16bit-header}}
| ''SI'' || colspan=6 | ''Vector'' || SO || ''RQ'' || RQE || colspan=2 | ''Prority'' || ''DR'' || ''CID'' || ''DL'' || DAE
+
| ''SI'' || colspan=6 | ''Vector'' || SO || ''RQ'' || RQE || colspan=2 | ''Prority'' || ''DA'' || ''CID'' || ''DR'' || DRE
 
{{16bit-bitout}}
 
{{16bit-bitout}}
  
Line 38: Line 38:
 
* RQ - Request: Signal from user's hardware which can be tested, or cause an interrupt  
 
* RQ - Request: Signal from user's hardware which can be tested, or cause an interrupt  
 
* RQE - Request Enable: Allows setting RQ to cause an interrupt
 
* RQE - Request Enable: Allows setting RQ to cause an interrupt
* DR - Data Ready: Monitors the Data Ready In signal
+
* DA - Data Accepted: Monitors the Data Accepted In signal
 
* CID - CSR ID
 
* CID - CSR ID
* DL - Data Latch: Set by Data Ready In to signal data has been latched
+
* DR - Data Ready: Set by write to DBR to signal data has been latched, cleared by Data Accepted
* DAE - Data Accepted Enable: Enables Data Accepted Out to user's hardware
+
* DRE - Data Ready Enable: Enables Data Ready Out to user's hardware
  
 
===Data Buffer Register (DRDBR)===
 
===Data Buffer Register (DRDBR)===
 
{{16bit-header}}
 
{{16bit-header}}
| colspan=16 | ''IN15 <-> IN0''
+
| colspan=16 | OUT15 <-> OUT0
 
{{16bit-bitout}}
 
{{16bit-bitout}}
-->
+
 
 
[[Category:UNIBUS Peripherals]]
 
[[Category:UNIBUS Peripherals]]

Latest revision as of 17:25, 13 May 2020

DR11-M board

The DR11-M general-purpose interface was a UNIBUS device controller which provided a pair of 16-bit parallel ports, both output-only. It was a quad format card (M7865), and used an SPC slot; it used programmed I/O.

The DR11-M is roughly an output-only version of the earlier DR11-C general device interface, but is not program compatible with the DR11-C.

Connection to the user's device is via a pair of 40-pin Berg connectors; each is controlled by a separate set of registers (identical for the two connectors). Like the DR11-C, data going out to the user's device is latched in the DR11-M, so may be read at leisure.

Configuration

The device's register and interrupt vector addresses are set by a pair of DIP switches. Unusually for a UNIBUS device, its interrupt priority is also set by the switches. Both the vector and priority may be read in the Control and Status Register.

Registers

The device has two pairs of control and buffer registers, which can be configured to any four sequential word locations in the I/O page; the first DR11-M is normally configured to addresses 764000-76406:

Register Abbreviation Address
Control and Status Register A DRCSRA 764000
Data Buffer Register A DBDBRA 764002
Control and Status Register B DRCSRB 764004
Datia Buffer Register B DBDBRB 764006

In the register contents (below), bits which are read/write or unused are shown in normal font, those which are read-only are in italics.

Control and Status Register (DRCSR)

SI Vector SO RQ RQE Prority DA CID DR DRE
15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
  • SI - Status In: Signal from user's hardware which can be tested
  • SO - Status Out: Signal to user's hardware
  • RQ - Request: Signal from user's hardware which can be tested, or cause an interrupt
  • RQE - Request Enable: Allows setting RQ to cause an interrupt
  • DA - Data Accepted: Monitors the Data Accepted In signal
  • CID - CSR ID
  • DR - Data Ready: Set by write to DBR to signal data has been latched, cleared by Data Accepted
  • DRE - Data Ready Enable: Enables Data Ready Out to user's hardware

Data Buffer Register (DRDBR)

OUT15 <-> OUT0
15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00