Difference between revisions of "DRV11-B Direct Memory Access Interface"
m (Avoid redir) |
m (→Registers: Wrong order) |
||
| Line 12: | Line 12: | ||
! Register !! Abbreviation !! Address | ! Register !! Abbreviation !! Address | ||
|- | |- | ||
| − | | | + | |Word Count Register || DRWCR || 767770 |
|- | |- | ||
| − | | | + | |Bus Address Register || DRBAR || 767772 |
|- | |- | ||
|Control and Status Register || DRCSR || 767774 | |Control and Status Register || DRCSR || 767774 | ||
| Line 24: | Line 24: | ||
<!-- In the register contents (below), bits which are read/write or unused are shown in normal font, those which are read-only are in ''italics''. | <!-- In the register contents (below), bits which are read/write or unused are shown in normal font, those which are read-only are in ''italics''. | ||
| + | |||
| + | ===Word Count Register (DRWCR)=== | ||
| + | {{16bit-header}} | ||
| + | | colspan=16 | WC15 <-> WC0 | ||
| + | {{16bit-bitout}} | ||
| + | |||
| + | ===Bus Address Register (DRBAR)=== | ||
| + | {{16bit-header}} | ||
| + | | colspan=15 | BA15 <-> BA1 || 0 | ||
| + | {{16bit-bitout}} | ||
===Status Register (DRCSR)=== | ===Status Register (DRCSR)=== | ||
Revision as of 20:49, 20 April 2020
The DRV11-B Direct Memory Access Interface is a parallel port device controller for the QBUS which provided a pair of 16-bit parallel ports, one input, and one output; it uses DMA to transfer data.
It is effectively a half-duplex device; it has only a single pair of bus address and word count registers. Directional control is by the user's device specifying whether each cycle is a DATI, DATO, or DATIO.
It was a quad format card (M7950); connection to the user's device is via a pair of 40-pin Berg connectors.
Registers
The device has five control and buffer registers, which can be configured to any group of four sequential word locations in the I/O page; the first DRV11-B is normally configured to addresses 772410-72416. The two buffer registers share an address, responding to read or write cycles as the case might be.
| Register | Abbreviation | Address |
|---|---|---|
| Word Count Register | DRWCR | 767770 |
| Bus Address Register | DRBAR | 767772 |
| Control and Status Register | DRCSR | 767774 |
| Input Data Buffer Register | DRINBUF | 767776 (read) |
| Output Data Buffer Register | DROUTBUF | 767776 (write) |
