MB10 core memory

From Computer History Wiki
Jump to: navigation, search

The MB10 was a core main memory system for the early PDP-10s, principally the KA10. An MB10 contained 16KW. It had an access time of 0.60 μseconds, and a cycle time of 1.65 µseconds. It connected to the so-called external memory bus of the 18-bit address form.

It was a multi-port memory, with 4 ports per memory system: each port can be independently disabled. The CPU uses one port (in a multi-processor system, one per CPU); the others are used by channels (such as a DF10) for mass storage such as disks.

Each port could be independently set for its address, and for two-way interleaving (using address bits 21 and 35).