Difference between revisions of "KT11-C Memory Management Unit"
From Computer History Wiki
m (+cat) |
m (Better cat) |
||
| (4 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
| − | The '''KT11-C Memory Management Unit''' is the [[memory management]] option for the [[PDP-11/45]]. It implements the full [[PDP-11 Memory Management]] architecture; in fact, the KT11-C is the | + | The '''KT11-C Memory Management Unit''' is the [[memory management]] option for the [[PDP-11/45]]. It implements the full [[PDP-11 Memory Management]] architecture; in fact, the KT11-C is the archetype for PDP-11 memory management units. |
The KT11-C consists of two [[DEC card form factor|hex]] cards: | The KT11-C consists of two [[DEC card form factor|hex]] cards: | ||
| Line 21: | Line 21: | ||
==See also== | ==See also== | ||
| − | * [[KT11- | + | * [[KT11-D Memory Management Unit]] |
| + | |||
| + | ==External links== | ||
| + | |||
| + | * [http://www.bitsavers.org/pdf/dec/pdp11/1145/EK-KT11C-MM-005-KT11-C_CD_Memory_Management_Maintenance_Manual_1976.pdf KT11-C memory management unit maintenance manual] (DEC-11-HKTCA-C-D) | ||
| + | * [http://www.bitsavers.org/pdf/dec/pdp11/1145/EK-KT11C-MM-005-KT11-C_CD_Memory_Management_Maintenance_Manual_1976.pdf KT11-C,CD memory management unit maintenance manual] (EK-KT11C-MM-005) | ||
| + | * [http://www.bitsavers.org/pdf/dec/pdp11/1145/KT11C_Schem.pdf KT11-C memory management unit engineering drawings] (KT11C-1-A) | ||
| + | * [http://www.bitsavers.org/pdf/dec/pdp11/1145/KT11-C_Memory_Management_Unit_Engineering_Drawings_Dec75.pdf KT11-C memory management unit engineering drawings] (KT11C-2-B) | ||
{{semi-stub}} | {{semi-stub}} | ||
| − | + | [[Category: PDP-11 UNIBUS Processors]] | |
| − | |||
| − | [[Category: PDP-11 Processors]] | ||
Latest revision as of 01:38, 12 October 2022
The KT11-C Memory Management Unit is the memory management option for the PDP-11/45. It implements the full PDP-11 Memory Management architecture; in fact, the KT11-C is the archetype for PDP-11 memory management units.
The KT11-C consists of two hex cards:
- M8107 Segmentation Address Paths
and either:
- M8108 Segmentation Status Registers
or:
- M8108-YA Segmentation Status Registers
The M8108 board is found in the KB11-A CPU variant of the -11/45, and the M8108-YA in KB11-D CPU variant.
They both plug into pre-wired slots in the CPU backplane.
When the KT11-C is not present, the CPU must have an M8116 Segmentation Jumper Board present instead.
See also
External links
- KT11-C memory management unit maintenance manual (DEC-11-HKTCA-C-D)
- KT11-C,CD memory management unit maintenance manual (EK-KT11C-MM-005)
- KT11-C memory management unit engineering drawings (KT11C-1-A)
- KT11-C memory management unit engineering drawings (KT11C-2-B)
