KK11-B Cache Memory: Difference between revisions

From Computer History Wiki
Jump to navigationJump to search
Technical detail: only EUB cached
(3 intermediate revisions by the same user not shown)
Line 9: Line 9:
The KK11-B contained 4096 cache entries of high-speed [[Dynamic RAM|DRAM]], in the form of 30 4096x1 [[static RAM]] [[integrated circuit|chips]]. The cache was a direct-mapped cache (i.e. there was only one possible cache entry in which any given word of [[main memory]] could be found), with write-through, and a block size of one [[word]].
The KK11-B contained 4096 cache entries of high-speed [[Dynamic RAM|DRAM]], in the form of 30 4096x1 [[static RAM]] [[integrated circuit|chips]]. The cache was a direct-mapped cache (i.e. there was only one possible cache entry in which any given word of [[main memory]] could be found), with write-through, and a block size of one [[word]].


Each cache entry was 30 bits wide, containing two data bytes; a tag field for cache entries, 9 bits wide (covering [[Extended UNIBUS]] address bits 21-13); 3 [[parity]] bits (one for the tag); and two valid bits (to allow the entire cache to be cleared by switching to a previously cleared set of valid bits).
Each cache entry was 30 bits wide, containing two data bytes; also a tag field for cache entries, 9 bits wide (covering [[Extended UNIBUS]] address bits 21-13); 3 [[parity]] bits (one for the tag); and two valid bits (to allow the entire cache to be cleared by switching to a previously cleared set of valid bits).


Only memory o the [[Extended UNIBUS]] was cached, not any memory which might be present on the ordinary [[UNIBUS]] (normally used only for [[input/output|I/O]]).
Only memory on the [[Extended UNIBUS]] was cached, not any memory which might be present on the ordinary [[UNIBUS]] (normally used only for [[input/output|I/O]]).


==Registers==
==Registers==
Line 64: Line 64:
==External links==
==External links==
   
   
* [http://bitsavers.org/pdf/dec/pdp11/1144/1144_SystemTechMan.pdf PDP-11/44 System Technical Manual] - the KK11-B is covered in Chapter 6
* [http://bitsavers.org/pdf/dec/pdp11/1144/1144_SystemTechMan.pdf PDP-11/44 System Technical Manual] - the KK11-B is covered in Section 6-12 (pp. 242-258 of the PDF)
* [http://bitsavers.org/pdf/dec/pdp11/1144/MP00897_11X44sys_Dec79.pdf 11X44 Field Maintenance Print Set] - the KK11-B Field Maintenance Print Set (MP00811) is on pp. 106-128
* [http://bitsavers.org/pdf/dec/pdp11/1144/MP00897_11X44sys_Dec79.pdf 11X44 Field Maintenance Print Set] - the KK11-B Field Maintenance Print Set (MP00811) is on pp. 106-128 of the PDF


[[Category: PDP-11 Processors]]
[[Category: PDP-11 UNIBUS Processors]]
[[Category: Extended UNIBUS]]

Revision as of 14:27, 6 February 2024

The KK11-B Cache Memory was a standard part of the KD11-Z CPU of the PDP-11/44, a high-speed cache for the CPU.

Physically, it was a single hex board, the M7097.

Technical detail

The KK11-B contained 4096 cache entries of high-speed DRAM, in the form of 30 4096x1 static RAM chips. The cache was a direct-mapped cache (i.e. there was only one possible cache entry in which any given word of main memory could be found), with write-through, and a block size of one word.

Each cache entry was 30 bits wide, containing two data bytes; also a tag field for cache entries, 9 bits wide (covering Extended UNIBUS address bits 21-13); 3 parity bits (one for the tag); and two valid bits (to allow the entire cache to be cleared by switching to a previously cleared set of valid bits).

Only memory on the Extended UNIBUS was cached, not any memory which might be present on the ordinary UNIBUS (normally used only for I/O).

Registers

The cache registers are mostly at the same locations as some of the memory/cache registers in the PDP-11/70, but they are generally incompatible with those in the /70.

Register Abbreviation Address
Cache Error Register CME 777744
Cache Control/Status Register CCSR 777746
Cache Maintenance Register CMR 777750
Cache Hit Register CHR 777752
Cache Memory Data Register CDR 777754

See also

External links